Queries to the Author

Author: Please check and confirm whether the name of corresponding author in the first footnote is correct as set.

When you submit your corrections, please either annotate the IEEE Proof PDF or send a list of corrections. Do not send new source files as we do not reconvert them at this production stage.

When you so
bmit your corrections, please either annulate the HEE Proof PDF or send a list of corrections. Do not
new source in the state of not frequencie them at this prediction stage.
Authorse Carchally check the page Authors: Carefully check the page proofs (and coordinate with all authors); additional changes or updates WILL NOT be accepted after the article is published online/print in its final form. Please check author names and affiliations, funding, as well as the overall article for any errors prior to sending in your author proof corrections. Your article has been peer reviewed, accepted as final, and sent in to IEEE. No text changes have been made to the main part of the article as dictated by the editorial level of service for your publication.

Per IEEE policy, one complimentary proof will be sent to only the Corresponding Author. The Corresponding Author is responsible for uploading one set of corrected proofs to the IEEE Author Gateway

- Q1. Please confirm or add details for any funding or financial support for the research of this article.
- Q2. Please provide ORCID for corresponding author "Mohamed Wahib".
- Q3. Please provide page range for Refs. [4], [51], and [53].
- Q4. Please provide complete bibliographic details for Refs. [13].
- Q5. Please provide the last accessed date for Refs. [17]–[20].
- Q6. Please provide the publication year for Ref. [60].

Automatic Generation of High-Performance ² Convolution Kernels on ARM CPUs for Deep Learning

4 Jintao Meng[®], Chen Zhuang, Peng Chen[®], Mohamed Wahib, Bertil Schmidt, Senior Member, IEEE, ⁵ Xiao Wang, Haidong Lan, Dou Wu, Minwen Deng, Yanjie Wei, and Shengzhong Feng

3

This Man Mong^o, Chen Zhuang, Peng Chen ^O, Mohamed Wahib, Bertil Schmidt, Sonior Member, [I](mailto:turbo0628@163.com)[EE](mailto:bertil.schmidt@uni-mainz.de)

Xiao Wang, Haidong Lan, Dou Wu, Minwen Deng, Yanjie Wei, and Shengzhong Feng

Alabact-Weight Peng Chen ^O, Mohamed Wahib **Abstract—**We present FastConv, a template-based code auto-generation open-source library that can automatically generate high-
17 Derformance deep learning convolution kernels of arbitrary matrices/tensors shapes. FastC performance deep learning convolution kernels of arbitrary matrices/tensors shapes. FastConv is based on the Winograd algorithm, which is reportedly the highest performing algorithm for the time-consuming layers of convolutional neural networks. ARM CPUs cover a wide range of designs and specifications, from embedded devices to HPC-grade CPUs. The leads to the dilemma of how to consistently optimize Winograd-10 based convolution solvers for convolution layers of different shapes. FastConv addresses this problem by using templates to auto-generate
11 multiple shapes of tuned kernels variants suitable for skinny tall matrices. A multiple shapes of tuned kernels variants suitable for skinny tall matrices. As a performance portable library, FastConv transparently searches for the best combination of kernel shapes, cache tiles, scheduling of loop orders, packing strategies, access patterns, and online/offline computations. Auto-tuning is used to search the parameter configuration space for the best performance for a given target architecture and problem size. Results show 1.02x to 1.40x, 1.14x to 2.17x, and 1.22x and 2.48x speedup is achieved over NNPACK, ARM NN, and FeatherCNN on Kunpeng 920. Furthermore, performance portability experiments with various convolution shapes show that FastConv achieves 1.2x to 1.7x speedup and 2x to 22x speedup over NNPACK and ARM NN inference engine using Winograd on Kunpeng 920. CPU performance portability evaluation on VGG–16 show an average speedup over NNPACK of 1.42x, 1.21x, 1.26x, 1.37x, 2.26x, and 11.02x on Kunpeng 920, Snapdragon 835, 855, 888, Apple M1, and AWS Graviton2, respectively.

 $\overline{\blacklozenge}$

19 Index Terms—AI, convolution, deep learning

- Jintao Meng, Chen Zhuang, Dou Wu, and Yanjie Wei are with the Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, Guangdong 518055, China. E-mail: {jt.meng, chen.zhuanng, dou.wu, yj.wei}@siat.ac.cn.
- Peng Chen and Mohamed Wahib are with the National Institute of Advanced Industrial Science and Technology (AIST), Tokyo 100-8921, Japan, and also with the RIKEN Center for Computational Science (R-CCS), Kobe, Hyogo 650-0047, Japan. E-mail: {chin.hou, mohamed.attia}@aist.go.jp.
- Bertil Schmidt is with the Institute of Computer Science, Johannes Gutenberg University Mainz, 55122 Mainz, Germany.
- E-mail: bertil.schmidt@uni-mainz.de. Xiao Wang is with Oak Ridge National Laboratory, Oak Ridge, TN 37830 USA. E-mail: xiaowangatpurdue@gmail.com.
- Haidong Lan and Minwen Deng are with Tencent AI Lab, Shenzhen, Guangdong 518000, China.
- E-mail: turbo0628@163.com, danierdeng@tencent.com.
- Shengzhong Feng is with National Supercomputer Center in Shenzhen, Shenzhen, Guangdong 510330, China. E-mail: sz.feng@siat.ac.cn.

Manuscript received 2 Sept. 2021; revised 30 Dec. 2021; accepted 11 Jan. 2022. Date of publication 0 . 0000; date of current version 0 . 0000.

This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB0204403, in part by Strategic Priority CAS Project under Grant XDB38050100, in part by the National Science Foundation of China under Grant U1813203, in part by Shenzhen Basic Research Fund under Grants RCYX2020071411473419, KQTD20200820113106007, and JSGG20190220164202211, in part by CAS Key Lab under Grant 2011DP173015, in part by JST, PRESTO under Grant JPMJPR20MA, in part by JSPS KAKENHI under Grant JP21K17750, in part by AIST Emerging Research, Japan under Grant AAZ2029701B, and in part by Artificial Intelligence Initiative at Oak Ridge National Laboratory. This manuscript has been authored by UT-Battelle, LLC under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy.

(Corresponding authors: Peng Chen and Mohamed Wahib.) Recommended for acceptance by A. J. Peña, M. Si and J. Zhai. Digital Object Identifier no. 10.1109/TPDS.2022.3146257

1 INTRODUCTION 20

Deep learning (DL) inference is becoming a common work-21
load on edge devices, such as smartphones, and in data 22
when [1] Thus well lines and after an darier DL information centers [1]. Thus, real-time, and often on-device, DL inference 23 is becoming increasingly important. Convolution layers are 24 the main computational bottleneck for the inference computa- 25 tion of Convolutional Neural Networks (CNNs). Table 1 26 shows that convolution layers are on average responsible for 27 95% of the compute load for a list of widely used CNNs. 28

Three algorithms, namely direct convolution [7], GEMM- 29 based [8], and Winograd [9], [10], are commonly used in pro- 30 duction libraries to compute the operations of convolution 31 layers. Among them, Winograd has recently attracted the 32 majority of use and research attention (e.g., [9], [11], [11], [12], 33 [13], [14], [15]) since it can perform unstrided convolution with 34 the least amount of arithmetic operations [16]. More specifi- 35 cally, in comparison to the two other algorithms, the Winograd 36 algorithm can reduce the number of arithmetic operations by 37 up to a factor of 5.04x [9]. Consequently, Winograd convolu- 38 tion has became widely used and is supported by modern DL 39 libraries such as ARM® Compute Library [17], NNPACK [18], 40 Nvidia[®] cuDNN [19], and Intel[®] oneDNN [20]. However, 41 although Winograd can offer significant speedups over other 42 convolution algorithms [14], it remains a challenge to effi- 43 ciently implement Winograd convolution on a large variety of 44 ARM devices with different specifications. For instance, 45 NNPACK when used as a backend in PyTorch delivers only 46 $6\% \sim 35\%$ of the single core peak performance on convolution 47 layers of VGG–16 (depending on the utilized ARM processor). 48 This instability in performance is also, overall, far below the 49

1045-9219 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

TABLE 1 Computational Footprint of Various Layer Types Measured in Terms of MFlops for Six CNN Architectures

Network		Convolution layer	FC.	Pool	Others
	Wino	General			
VGG-16 [2]	29,271	0	236	6	13
GoogLeNet [3]	1,836	1,180	$\overline{2}$	12	166
ResNet-50 [4]	3,528	3,827	$\overline{4}$	2	407
MobileNet-V1 [5]	0	1,088	0	0	73
Inception-V3 [6]	4,684	6,209	2	25	27
Inception-V4 [4]	7,459	15,911	2	45	46

Here Wino, General, FC, Pool, and Other denotes Winograd convolution, general convolution, fully-connected, pooling, and other types of layers, respectively.

 desired efficiency. Furthermore, using multiple cores for con- volution layers of VGG–16 results only in a speedup between 52 2 \times and 4 \times when scaling the number of cores from 1 to 64 (i.e. 53 3% to 6% parallel efficiency). 3% to 6% parallel efficiency).

IVOG-14 E21 Mini-16 Coreal and 2002 and 2003 and The diversity in the design of ARM-based processors presents a challenge for performance portable and effective optimizations. ARM CPUs have been widely used in mobile phones, embedded devices, consumer PCs, data center serv- ers, and supercomputers. Thus, current ARM architectures feature significantly different configurations with respect to compute units, caches, and memory hierarchies. Clock fre- quencies can vary from 100MHz to 3GHz and available mem- ory bandwidth can range from 10GB/s to 1.6TB/s. For the cache hierarchy, [21], there is a complex and diverse configu- ration at each level of cache (as shown in Table 4). Moreover, cache sizes can vary between cores at the same level on one ARM CPU (know as ARM Big.Little [22], and DynamIQ [23]). Additionally, FMA units, ROB sizes, pipelines, cache place- ment policies, type of scheduler, and interconnections are all redesign-able for SoC vendors [24]. As a consequence, there are currently thousands of ARM SoCs with different configu- rations available in the market. To demonstrate their diver- sity, we compare six processors in Fig. 1: their AI (Arithmetic Intensity) [25], [26] ranges between 1.55 and 14 Flops/Bytes. This variability in AI leads to different bounds for the same code running on different ARM CPUs, which poses a chal- lenge to performance-portable optimization. More specifi- cally, the AI of convolution operations is determined by its input shapes with a corresponding value ranging anything between 0.747 to 21.63 Flops/Bytes (in Table 5). Thus, both hardware diversity and varying computation pattern are the two challenges for Winograd optimization in DL that moti- vates the work in this paper. It is important to note that hand- coding optimizations for different ARM CPUs lead to convo- luted codebases with heavy code branching and unsustain- able technical debt. Previous work has so far mainly focused on fixed AI with constant architecture specification on CPUs or GPUs [7], [15]. This is the first work that considers the por- tability of Winograd optimizations w.r.t. both changing com-putation patterns and hardware diversity.

 The concrete challenges of developing a transparent and performance portable Winograd convolution library for ARM CPUs to use in DL inference include: a) diversity of target architectures (in terms of memory hierarchies and compute capabilities), and b) the skinny tall and long rect- angular matrices/tensors generated by CNNs [27] for which existing BLAS libraries are not optimized for. Hand-tuning libraries for each target specification is a futile task.

Fig. 1. Roofline analysis [25], [26] of the machine balance of six mainstream Arm CPUs used in mobile phones, desktops, and data centers. 835, 855, and 888 are short name for Snapdragon 835, 855, and 888 respectively. M1, 920 and AWS denote Apple M1, Kunpeng 920, AWS Graviton 2. The input shape of convolution also affects the Arithmetic intensity (AI) of Winograd algorithm. We plot the AI of four typical layers from VGG-16 with green dotted lines to demonstrate this variation.

This paper addresses these challenges by making the fol- 98 lowing contributions: 99

- 1) The Winograd algorithm consists of three stages: 100 transforming the input to the Winograd domain, 101 computing multiple tensor multiplication operations 102 to perform convolution in the Winograd domain, and 103 finally transforming the results from the Winograd 104 domain. Since the repeated tensor multiplication 105 operations are the bottleneck of Winograd, we devel- 106 oped a highly tuned code auto-generator based on C 107 ++ templates (named TensorGEMM), it generates 108 code optimized for computing tensor multiplications 109 of arbitrary shapes (especially for skinny tall and long 110 rectangular tensors). The auto-generated kernels also 111 minimize the data movement in the reshaping phase 112 and are optimized for efficient register and cache 113 blocking for the considered target ARM CPU. 114
- 2) We designed a transparent library (FastConv) for 115 Winograd convolutions on ARM CPUs. The library 116 internally generates the highest performing code vari- 117 ant for the considered target CPU. The code variants, 118 optimized for different targets, cover a wide range, 119 and combinations, of optimizations: tuning the data 120 layout for unit-strided access patterns, loop reorder- 121 ing, packing strategies for data blocks to interleave 122 indexing and packing the layout back to enable Ten- 123 sorGEMM tuning, register blocking, and cache block- 124 ing. We use an empirical auto-tuning strategy to 125 search all parameter configurations for the best perfor- 126 mance for a given hardware specification and convolu- 127 tion problem size. 128

3) To demonstrate the effectiveness of FastConv, we 129 use a a variety of ARM processors ranging from 130 embedded/mobile to server grade CPUs and compare 131 the performance to two state-of-the-art libraries for 132 inference: ARM NN inference engine [28] and 133 NNPACK [18]. Our portability test with various con- 134 volution shapes shows that FastConv achieves 1.2x to 135 1.7x speedup and 2x to 22x speedup over NNPACK 136 and ARM NN inference engine using Winograd on 137 Kunpeng 920 with all 8 cores. Device portability evalu- 138 ations on the VGG–16 model show an average ¹³⁹ speedup over NNPACK of 1.42x, 1.21x, 1.26x, 1.37x, 140 141 2.26x, and 11.02x on Kunpeng 920, Snapdragon 835, 142 855, 888, Apple M1, and AWS Graviton2, respectively.

143 4) FastConv is open source and publicly available at 144 <https://github.com/Mengjintao/FastConv>.

 The rest of this paper is organized as follows: In Section 2, we present the background and related work. Section 3 elab- orates on our implementation for FastConv library. Section 4 shows the evaluated result. Finally, Section 5 concludes.

149 2 BACKGROUND

150 This section first introduces the convolution operator and 151 then elaborates on related work.

¹⁵² 2.1 Convolution

153 A convolutional layer maps an input tensor D in the order 154 of [batch, input_channel, height, width] (or "NCHW") and 155 a filter tensor G in the order [output channel, input chan-¹⁵⁶ nel, height, width] (or "KCRS"), to an output tensor S of 157 shape [batch, output_channel, height, width] (or "NKEF"). 158 Images are processed individually during inference when 159 data-parallel batch processing is infeasible. Consequently, 160 we set $N = 1$ for better readability, without sacrificing gen-
161 erality; the analysis holds when adjusting for $N > 1$ to add erality; the analysis holds when adjusting for $N > 1$ to add 162 an extra dimension of coarse-grained data parallelism. The 163 convolution layer computes the output tensor S by accumu-164 lating the input tensor along the input channels dimension C 165 to reduce $K \times C$ finite-impulse-responses to exactly K out-
166 put channels: put channels:

$$
S_{k,x,y} = \sum_{c=0}^{C-1} \sum_{u=0}^{R-1} \sum_{v=0}^{S-1} D_{c,x+u,y+v} \cdot G_{k,c,u,v}
$$
(1)

168

178

169 Where $0 \le k < K$, $0 \le c < C$, $0 \le x < H - R + 1$, $0 \le y <$
170 $W - S + 1$. 170 $W - S + 1$.
171 When u

When using a non-unit stride, the sums over x and y are 172 incremented with step size $\text{stride} > 1$. The naïve evaluation 173 of Equation (1) results in $\Theta((K \times C) \cdot (H \times W) \cdot (R \times S))$ 174 operations. When $R \times S$ is 3×3 , general convolution can be 175 viewed as Winograd convolutions. The 2-dimensional Winograd viewed as Winograd convolutions. The 2-dimensional Wino-176 grad formula can be written as:

$$
S = AT([GgGT] \odot [BTdB])A = AT(U \odot V)A
$$
 (2)

179 With Equation 2, the actual computation of a Winograd con-180 volution, illustrated in Fig. 2 using $F(2 \times 2, 3 \times 3)$ as an example, can be partitioned into four stages: example, can be partitioned into four stages:

182 (I) Filter transformation: $U = GgG^{T}$

183 (II) Input transformation: $V = B^{T}dE$

- 183 (II) Input transformation: $V = B^T dB$
184 (III) Tensor Multiplication: $M = U \odot$
- (III) Tensor Multiplication: $M = U \odot V$
(IV) Output transformation: $S = A^T M A$
- 185 (IV) Output transformation: $S = A^TMA$

186 Here B , G , A are constant matrices with fixed values 187 defined in [9], g is a $R \times S$ matrix embedding the filter
188 entries, and d is a 4×4 (for $F(2 \times 2.3 \times 3)$ schema) or 8×8 188 entries, and d is a 4×4 (for $F(2 \times 2, 3 \times 3)$ schema) or 8×8
189 (for $F(6 \times 6, 3 \times 3)$ schema) sliding window tile extracted (for $F(6 \times 6, 3 \times 3)$ schema) sliding window tile extracted 190 from the input images. $F(2 \times 2, 3 \times 3)$ requires $4 \times 4 = 16$
191 multiplications, whereas the standard algorithm requires $2 \times$ multiplications, whereas the standard algorithm requires $2 \times$ 192 $2 \times 3 \times 3 = 36$. Thus the number of arithmetic operations are reduced by a factor of 2.25x with $F(2 \times 2.3 \times 3)$ or similarly 193 reduced by a factor of 2.25x with $F(2 \times 2, 3 \times 3)$ or similarly
194 5.04x with $F(6 \times 6, 3 \times 3)$, in comparison to general convolu-194 5.04x with $F(6 \times 6, 3 \times 3)$, in comparison to general convolu-
195 tion in Equation 1 [9] tion in Equation 1 [9].

Fig. 2. An example of 2D convolution by Winograd algorithm $F(2 \times 2, 3 \times$ 3). The Winograd algorithm consists of a pipeline of filter transformation, input transformation, tensor multiplication, and output transformation.

2.2 Arm and Arm Neon Intrinsics 2.2 **Arm and Arm Neon Intrinsics**

We briefly introduce the Arm and Arm Neon intrinsics 197 (more details on Arm Neon can be found in the Arm Neon 198 user guide [29]). Arm is a family of reduced instruction set 199 computing (RISC) architectures for computer processors. 200 Arm Ltd. develops the architecture and licenses it to other 201 companies, who in turn design their products that imple- 202 ment one of those architectures, including systems-on-chips 203 (SoC) and systems-on-modules (SoM) used in both mobile 204 devices and servers. Arm Neon is an advanced single 205 instruction multiple data (SIMD) architecture extension 206 included in all Armv8 devices [30], [31], it supports 128-bit 207 vectors, and can execute 128 bits or 4×32 -bit floating-point 208
operations at a time operations at a time.

2.3 Related Work ²¹⁰

Is we present the background and background of the local control and background and background and background of the local control and the same state in the same of the same interest of the same interest in the same of th Convolution algorithms have been researched widely in the ²¹¹ past years. Direct convolution[7], [32] and GEMM-based convo- ²¹² lution [8], [33] are two major algorithms used in the calcula- ²¹³ tion of Equation (1). Direct convolution is implemented by 214 Intel[®] oneDNN for X86 CPU[7] and NCNN for Arm CPU $_{215}$ [32]. oneDNN achieves $60\% \sim 80\%$ of theoretical peak per- 216 formance with offline data layout pre-packing, whereas 217 NCNN avoids that offline routine and keeps the original ten- 218 sor layout in favor of its framework flexibility, but at the cost 219 of the lower percentage of peak performance (30%). GEMM- 220 based convolution [8], [33] rearranges the input images of 221 shape "NCHW" into "N \cdot CRS \cdot EF" in a step known as 222 GEMM-based convolution, and then invokes N times a 223 GEMM routine to calculate the output image of "NKEF". 224 The open source implementation of GEMM-based convolu- 225 tion for Arm architecture is provided by NNPACK [18] and 226 used by PyTorch [34].

Winograd convolution [9] is implemented by oneDNN, 228 cuDNN, and NNPACK using batched GEMM [35], [36], 229 [37], [38]. NNPACK [18], Arm NN inference engine [28], 230 and FeatherCNN [10] are three public available libraries 231 with Winograd implementations optimized for Arm CPUs. 232 NNPACK and Arm NN inference engine follows Lavin 233 *et al.* [9] approaches using Winograd $F(6 \times 6, 3 \times 3)$ and 234 $F(4 \times 4, 3 \times 3)$ repectively, while FeatherCNN adopts a 235 novel TensorGEMM reformulated Winograd algorithm of 236 both $F(6 \times 6, 3 \times 3)$ and $F(2 \times 2, 3 \times 3)$. 237

Code Automation is a useful technique for performance opti- ²³⁸ mization. The just-in-time compilation (JIT) and automatic 239 code generation are becoming increasingly used in the devel- 240 opment of next-generation high-performance convolution 241

 kernels used in back-end libraries [39], [40], [41]. An effective JIT approach is used by LIBXSMM [39] to map assembly instructions to opcodes in order to avoid invoking the com- piler. LIBXSMM can handle problem dimensions that are nor- mally not available and targets high-performance execution 247 of small GEMMs with $M \times N \times K < 80^3$ on Intel x86. The 248 shape and number of LIBXSMM's kernels are determined at shape and number of LIBXSMM's kernels are determined at compilation time and are thus not suitable for the diversity of abnormal matrix shapes generated by DL models.

 TVM [40] is an end-to-end compilation and optimization stack for the deployment of DL workloads. TVM is designed to deal with a large number of hardware configurations and problem shapes generated by DL. However, TVM underper- forms on fine-grained kernels for specific hardware tar- gets [42], [43], [44], [45]. TVM's fine-grained kernels are comprised of three parts: one is generated by the compilers [46], [47], the second is generated by Halide [48], and the third part comes from other libraries, e.g., LIBXSMM [39] and Open- BLAS [49]. Without manual expert tuning and highly efficient auto-generation of the fine-grained kernels and fine-grained scheduling, TVM's high performance cannot be achieved.

²⁶³ 2.4 Novelty

27 of manil CEMA with $X = X \times Y \times Z \times Z$ of manil CEMA with the symbol state and the symbol state and are thus and the symbol state and the symbol state and the symbol state and a symbol state and the symbol state and the sym FeatherCNN [10] optimized a CNN inference framework on Arm CPUs, with an emphasis on providing thirteen types of CNN layers, e.g., convolution, pooling. The GEMM-based convolution and Winograd algorithms were manually opti- mized for accelerating the convolution operations in Feath- erCNN. It is worth mentioning that FeatherCNN is used in production by Tencent's <<Honor of Kings>> game [50] as the inference engine. FeatherCNN didn't employ an auto- mated approach for the skinny tall matrices in GEMM opera- tions, it followed the same approach as Arm NN inference engine [28] and NNPACK [18]: hand-tuned implementa- tions. Additionally, FeatherCNN is not performance portable to a wide range of Arm CPUs. More specifically, the manual optimization of FeatherCNN makes it incapable of pushing the performance limits for convolution computations on var-iants of Arm architectures having different specifications.

 To address the performance portability and transparency issues with FeatherCNN (and also NNPACK [18] and Arm NN inference engine [28]), in this work we propose a code auto-generation framework built on C++ templates for por- table and transparent high-performance DL inference. We auto-generate convolution kernels using a configurable Winograd algorithm to reduce the memory traffic and improve the data locality, e.g., cache/register blocking, for a specific Arm target. The automated convoluted kernels con- sistently outperform state-of-the-art libraries (e.g., Arm NN inference engine [28] and NNPACK [18]) on a wide range of Arm CPUs. The results are shown in Section 4.

292 3 FASTCONV: A LIBRARY FOR AUTO-GENERATING ²⁹³ WINOGRAD CONVOLUTION KERNELS

 In this section, our four-fold optimization for Winograd convolutions is illustrated in Fig. 3. First, in Section 3.1 we propose the formulation of the improved Winograd algo- rithm that we use with our C++ templates auto-generator (TensorGEMM) to avoid the interleaved data packing over-head [9]. Second, in Section 3.2 we elaborate on how the

Fig. 3. A step-by-step flow chart of our Winograd optimizations in FastConv.

four steps of tile transformation, parameterized cache block- 300 ing, register blocking, and loop reordering are applied in 301 our Winograd formulation. Third, Section 3.3 discusses the 302 computational intensity analysis, inner-kernel shape selec- 303 tion, and template-based auto-generation of a series of 304 highly efficient fine-grained kernels. Fourth, in Section 3.4 305 we discuss an auto-tuning scheme that provides the com- 306 posability of cache-aware blocking sizes and dozens of ker- 307 nels with different shapes to deliver the highest performance 308 by searching the parameter space for optimal configurations. 309 Finally, we briefly discuss our library's user interface and 310 implementation. 311

3.1 Improved Winograd Formulation With 312 **TensorGEMM** 313

As shown in Fig. 2, the Winograd algorithm [9] contains 314 three memory-intensive transformation stages and one 315 compute-intensive matrix multiplication stage. The input ³¹⁶ $transformation$ stage results in V iterations over output chan- 317 nels K while the filter transformation generating the filtered ³¹⁸ input U is independent of the image tiles, and can be calcu- 319 lated offline. The output transformation reshapes the result 320 tensor, M , and accumulates the final results in the output S . 321 The tensor multiplication stage is the bottleneck of the Wino- ³²² grad algorithm [15].

In the third stage, i.e., tensor multiplication, let $M_{k,d} = 324$ $\sum_{c=0}^{C-1} U_{k,c} \odot V_{c,d}$ be the aggregate tensor multiplications 325 along the input color channels, then $M_{k,d}^i = (U^i \circ V^i)_{k,d}$ 326 denotes the *i*th entry of a Winograd tile where $0 \le i < \theta$ 327 and \circ is a matrix product. Note that $F(t \times t, r \times r)$ produces 328 tiles with $\theta = (\hat{t} + r - 1)^2$ elements resulting in $\theta = 16$ 329 entries in case of $F(2 \times 2, 3 \times 3)$. The coordinate representa- 330 tion $M_{k,d}^i$ can be reinterpreted as plain matrix multiplication 331 over a batch of θ factors U^i and V^i : 332

$$
M_{k,d}^i = \sum_{c=0}^{C-1} U_{k,c}^i \cdot V_{c,d}^i \quad \forall i, k, d.
$$
 (3)

334

Where $0 \le k \le K$, $0 \le d \le H' \times W'$ and $0 \le i \le \theta$. We 335 identify the Winograd index $0 \leq i < \theta$ with L lanes in vector 336 registers (shown in Fig. 4), where $\theta = 16$ in the case of $F(2 \times 337)$ $2, 3 \times 3$). Since current Arm architectures feature 128 bit vec- 338 tor registers storing $L = 4$ single precision floating-point val- 339 ues, we need $p = 4$ no-warm-up passes to compute a total of 340 $\theta = 16$ independent contributions for $F(2 \times 2, 3 \times 3)$. The 341 remaining loops over the output channel index k , the spatial 342

Fig. 4. Upper left: 2-dimensional illustration of Equation 3, where each element is a vector of length 16. Bottom right: a corresponding 3-dimensional illustration of $F(2 \times 2, 3 \times 3)$.

343 coordinates d, and the pass identifier p are parallelized via 344 multi-threading.

345 We reformulate the transformations as $C = A^T (A^T B^T)^T =$ 346 A^TBA to exploit fast transposition in registers (for matrices 347 stored in row-major order). In case of Winograd convolution, 348 Equation 2 can be rewritten to account for the equality $(U \odot$
349 $V)^T = U^T \odot V^T$ to be: 349 $V)^{T} = U^{T} \odot V^{T}$ to be:

$$
S = AT(U \odot V)A = AT(AT(UT \odot VT))T,
$$
 (4)

 According to Equation (4), we can finally reformulate four stages of the Winograd algorithm to use our TensorGEMM library for arbitrarily shaped tensor multiplication (more details on TensorGEMM in Section 3.3):

Input Transform: $V^T = \overline{B^T (B^T d)^T}$ T (5)

Filter Transform: $U^T = G(Gg)^T$ T (6)

 $\text{TensorGEMM:} (M^T)^p = (V^T)^p \times (U^T)^p, 0 \leq p < \frac{\theta}{L}$

351

357 358

360 361

363 364

367

$$
Output Transform: S = AT(ATMT)T.
$$
 (8)

 (7)

 Our Winograd algorithm that supports arbitrary dimen- sions follows the above four equations (also presented in Algorithm 1). The input, kernel, and output transform use Lavin's formulas [9] listed in lines 5, 7, and 12, respectively. However, the data layout of the resulting tensors (input, weight, and output tensors in Algorithm 1) has to be reshaped before and after the execution of TensorGEMM. Those reshape routines are executed in lines 6, 7, and 11. 376 TensorGEMM is invoked at line 10. There are p no-wArm-377 up passes/calls of TensorGEMM routine to calculate $M^T =$
378 $V^T \times U^T$ In Fig. 4.4 passes of TensorGEMM routine for a $V^T \times U^T$. In Fig. 4, 4 passes of TensorGEMM routine for a 128 bit vector registers of an Arm architecture are colored with yellow, blue, gray, and red. This scheme is the basis for the kernel of our Winograd algorithm for which we apply cache and register blocking in the following section.

383 Lavin's strategy [9], [15] can be performed using batched 384 GEMM, i.e., θ consecutive calls to GEMM using matrices of 385 dimensions $K \times C$ and $C \times (H' \times W')$. While this reduces 386 the code complexity, performance can suffer from memory-387 bound transformations, interleaved indexing and packing 388 for GEMM routines, and the low computational intensity for 389 special shapes of matrices [10]. When L is set to be one,

Algorithm 1 can be viewed as Lavin's strategy by substitut- 390 ing TensorGEMM in line 10 with a call to one GEMM routine. 391 Using multiple GEMMs will introduce a number of perfor- 392 mance issues on common CPU architectures: a) before call- 393 ing multiple GEMMs, the data blocks generated by the input 394 transformation are scattered into θ matrix pairs using inter- 395 leaved indexing, b) after multiple GEMMs, the layout of the 396 result needs to be packed back into a unit-strided order, and 397 c) both operations involve significant data movement in 398 input and output transformations and thus significantly 399 reduce the overall performance. TensorGEMM however 400 only issues $p = 4$ passes of TensorGEMM routine for Arm 401 architecture with Neon intrinsics which significantly reduces 402 the data movement cost of the Winograd algorithm. 403

Algorithm 1. Winograd Algorithm Using TensorGEMM. ⁴⁰⁴ θ is 16 for $F(2 \times 2, 3 \times 3)$ or 64 for $F(6 \times 6, 3 \times 3)$. L is the 405 Instruction Width (4 for Arm v8 Architecture). Batch ⁴⁰⁶ Size is Set to One. 407

12 OutputTrans($M^T[K][H'][W][\theta]$, output[K][E][F]).; // Eqn 8 422

3.2 Proposed Winograd Optimization for Arbitrary 423 **Dimensions** 424

In this section, we introduce the optimizations we use for 425 the Winograd algorithm in order to allow for arbitrary 426 dimensions. This is mainly driven by the need to enable 427 performance portability for Arm CPUs with different spec- 428 ifications. The main optimization considerations [16], [27], 429 [40], [46] are as follows: a) how to adjust the data layouts 430 to minimize data movement, b) how to effectively do cache 431 blocking for L1/L2 that vary in size from one processor to 432 another, c) how to fully utilize the vector registers with 433 register blocking schemes, and d) how to improve data 434 locality by avoiding redundant memory/cache accesses 435 with data packing, minimize cache misses by loop order, 436 etc. A performance portable and transparent library to 437 generate highly efficient code with all the above considera- 438 tions, and without the need for manual tuning, can boost 439 the productivity of deploying DL services/solutions onto 440 millions of Arm SoC chips with a large space of hardware 441 configurations. With the above considerations in mind, 442 our optimizations for a performance portable Winograd 443 algorithm are as follows. 444

First, tile transformation and fusion is used to adjust the data 445 layout to minimize data movement. As shown in Algorithm 1, 446 to reduce the cache miss rate, the data layout after input, 447

 filter, and output transform should be reshaped to ensure a continuous memory access pattern for TensorGEMM's multi- plication kernels. However, explicit implementation of trans- formations and reshaping routines result in extra data movement and waste time on memory accesses. Thus we fuse the data packing with filter, input, and output transfor- mations to relieve the memory access pressure. As shown in Algorithm 2, we fuse the transformation and reshape routine into one transformation routine, and write the result tensor directly into the target data layout. This modification is pre- sented in lines 2, 3, and 6 in Algorithm 2 on input, kernel, and 459 output transformations. Finally, $H^{'}$ and $W^{'}$ can also be fused 460 into one dimension of tiles by setting tiles = $H' \times W'$: this further simplifies the following strategies.

492 Second, *cache blocking* can be applied on the output chan-493 nel K and tiles dimensions to increase the data reuse in $L1/$ 494 L2 cache. It is similar to Goto's strategy [16] but applied on a 495 new TensorGEMM routine. When the complete matrices U^T 496 and V^T can not be stored in a cache, we block (i.e. tile) the U^T 497 matrix on the dimension of the output channel, and block V^T 498 on the dimension of tile. The dimension of the input channel 499 on U^T and V^T is not blocked for two reasons: a) blocking the 500 input channel may interrupt the instruction pipeline of 501 TensorGEMM's multiplication kernel, b) the value of input 502 channels ranges between 3 to 512 in most neural networks. 503 For values greater than 512, the data volume in the cache can 504 be held by adjusting the input channel and tiles. For oB and

 tB being the block sizes of output channel K and input tiles, 505 respectively, the cache blocking strategy is illustrated in 506 Algorithm 3. The number of blocks is calculated in lines 2 507 and 3. Each block is processed with the code from line 6 to 508 line 11. In line 6, tB slides a window of shape $(t + r) \times (t + r)$ 509 to form the tensor V^T . Thus the working space footprint for 510 *input* is limited to only *tB* sliding windows instead of whole $\frac{1}{11}$ tensor. There is a similar data locality optimization done on 512 kernel transformation. Additionally, one can also pre-pro- 513 cess the weight tensor offline since the weight tensor is con- 514 stant during the inference computation, but at the cost of 515 accessing $\frac{(t+r)^2}{9}$ more data. Thus, it is important to balance the 516 trade-off between memory accesses and computational costs 517 for the offline kernel transformations. The data layout of the 518 above two transformation routines ensures a continuous 519 memory access pattern in TennsorGEMM along the input 520 channel C dimension. We can adjust oB and tB to block V^T , 521 U^T , and M^T for the L2 cache (based on the L2 size of a specific 522 target). Finally, the output tensor M^T is accumulated and 523 transformed to the output in line 11. 524

Algorithm 4. Optimizing TensorGEMM With Register ⁵²⁵ Blocking, m is the Register Block Size of Tiles, n is the 526 Register Block Size of Output Channels. 527 Input: inTensor[C][tB][L], kerTensor[oB][C][L] 528 **Output:** outTensor[oB][tB][L] 529 $29 n_{num} = \frac{6B}{n}, m_{num} = \frac{tB}{m}$ 530 30 for $i = 0$ to n_{num} do 531 for $j = 0$ to m_{num} do 532 31 **for** $j = 0$ to m_{num} **do** 532
32 $U^T_{\text{m}}[\text{m}][\text{C}][\text{L}] = U^T[i \cdot \text{n}:(i+1) \cdot \text{n}][\text{C}][\text{L}]$ 533 32 $U_{r}^{T}[\text{m}][\text{C}][\text{L}]=U^{T}[\text{i} \cdot \text{n}:(\text{i}+1)\cdot \text{n}][\text{C}][\text{L}]$ 533 33 $V_r^T [C][n][L] = V^T [C][j \cdot n:(j+1) \cdot n][L]$ 534 / * as a kernel in Listing 1 * / ⁵³⁵ 34 Innerkernel_mxn(U ⁵³⁶ ^T ^r [m][C][L], V ^T ^r [C][n][L], M^T ^r [n][m] $[L]$) 537

Third, TensorGEMM is a GEMM-like matrix multiplica- 538 tion routine, thus we use register blocking in TensorGEMM. ⁵³⁹ The register blocking we use in TensorGEMM is described in 540 Algorithm 4. It is noteworthy that the kernel of Innerker- ⁵⁴¹ nel_mxn is called by Algorithm 4 and an example of the 542 Neon-optimized kernel can be found in Listing 1. The regis- 543 ter blocks (tiles) are shown in the loops in lines 30 and 31. 544 Each block is processed with the code from line 32 to line 34. 545 We extract the register blocks V_r^T and U_r^T from the corre- 546 sponding cache blocks V^T and U^T . Then in line 34, 547 TensorGEMM's multiplication kernel routine M^T is calcu- 548 lated. A C++ temple-based code generation method is 549 applied to generate a series of efficient multiplication kernels 550 for TensorGEMM with high compute intensity (we elaborate 551 on this in the following subsection). 552

Fourth, in order to determine the optimal packing of dif- 553 ferent transformations into different cache levels (L2/L3, 554 etc.), a similar way [40] but deep coupling loop reordering is ⁵⁵⁵ used for controlling the memory access pattern. The loops 556 in lines 21 and 22 in Algorithm 3 for cache blocking, and the 557 loops in lines 30 and 31 in Algorithm 4 for register blocking 558 are first unrolled to simplify loop reordering. The loop reordering on the cache blocking loops should assure that V^T will be scanned once and held in the L1 cache whereas U^T 561 would be scanned multiple times and stored in the L2 562

 cache, or vice versa. The flexibility of loop reordering pro- vides the possibility of removing redundant data movement in cache/register blocking optimizations, depending on the 566 cost of repeated scanning of U^T or V^T .

567 Listing 1. An Example of Generating $m \times 4$ Inner Ker-
568 nels With C++ Template. Kernels Such as 4×4 , 3×4 , ..., 568 nels With C++ Template. Kernels Such as 4×4 , 3×4 , ..., 569 1×4 are Generated at Compile Time for Corner Cases 1×4 are Generated at Compile Time for Corner Cases
 570 Without Any Runtime Overhead. Without Any Runtime Overhead.

```
so and With C+1 Templets. Kernel Markov Hermann Markov H
```
⁵⁷¹ 3.3 Generation of TensorGEMM Multiplication ⁵⁷² Kernels

 TensorGEMM is a compute-intensive step in our Winograd implementation and requires more than 80% of the total time [15]. Therefore a set of multiplication kernels of arbi-576 trary shapes $(m \times n)$ should be developed to optimally fit different problem sizes, especially for skinny tall matrices.

 We use Armv8 Neon primitives [29], [51] which support Fused-Multiply-Add (FMA) instructions for 32-bit floating-580 point numbers. Note that for most inner tiling sizes $m \times n$, the TensorGEMM's multiplication kernel sets up a group of 582 accumulator registers, loads m tensors from a column in A , 583 and *n* tensors from a row in *B* (as shown in Fig. 5). Subse- quently, the tensors are multiplied and accumulated in the 585 blue box *D* and are stored in $(m \times n)$ registers. When the 586 computation progresses to the bottom border of *A* and the computation progresses to the bottom border of A and the right of B, the register contents, namely the accumulators, are written back to the memory. Fig. 5 shows a schematic view of the described computational pattern, each tensor (an Armv8 register) holds 4 floats.

Fig. 5. Illustration of the processing order in TensorGEMM. Each element in the matrix is a tensor, which maps to a 128-bit vector register containing 4 floats on Arm.

We analyze the ratio of computation to memory opera- 591 tions [16] (known as Arithmetic Intensity (AI)). First, the 592 arithmetic computation requires $2 \cdot m \cdot n$ FMA instructions. 593 Only loads of operands from A and B are incurred at each 594 compute iteration. The write-back only occurs when it tra- 595 verses the entire loop. We estimate the lower bound of AI as 596 the following formula: 597

$$
AI = \frac{2 \cdot m \cdot n}{m + n},\tag{9}
$$

Which monotonically increases with larger m and n . Gener- 600 ally speaking, a kernel function with larger AI performs bet- 601 ter, i.e., can run closer to the device's peak performance. 602 However, we require m and n registers to load operands 603 from A and B, and $m \cdot n$ registers for the accumulators, 604 respectively. Therefore, m and n have to satisfy the follow- 605 ing constraint: 606

$$
(m+n+m\cdot n)\leq R.\t\t\t\t608
$$

Where R is the number of accessible registers on each pro- 609 cessor core (32 for Armv8 architecture). 610

A multiplication kernel is the smallest computational unit 611 of TensorGEMM. When designing the optimal multiplica- 612 tion kernel, there are two principles we rely on to use the 32 613 Neon vector registers, as follows: 614

(I) Make full use of the compute units, fill the pipeline 615 with instructions, and reduce pipeline stalls. 616

(II) Increase the arithmetic intensity to improve efficiency. 617

The goal of the first principle is to exploit instruction-level 618 parallelism (ILP) for the multiplication kernel. Accordingly, 619 we focus on designing a series of different shapes of multipli- 620 cation kernels to cover various skinny tall and long rectangle 621 shapes, whereas LIBXSMM [39] and OpenBLAS [52] employ a 622 single kernel shape of highest AI while ignoring the skinny tall 623 cases. We list seven feasible candidates for multiplication ker- 624 nel shapes having AI values above or equal to four (listed in 625 Table 2), and calculate the respective register usage. We imple- 626 ment those kernel functions with C++ templates, in order to 627 ensure that code is generated at the compilation phase. We 628 carefully tuned five kernel function templates by hand, and 629 the other two multiplication kernels of the shapes (4×4) and 630 (6×3) can be generated by the other optimized templates of 631 the shapes (5×4) and (7×3) . In addition to the aforemen- 632 tioned shapes, we also generate 22 auxiliary multiplications 633 kernels with the aforementioned five kernel templates to better 634 handle the corner cases, especially skinny tall matrices. 635

In Listing 1, the implementation of the multiplication 636 kernel template of the shape $(m \times 4)$ is presented. The 637

TABLE 2 Seven Typical Shapes of Multiplications Kernels for TensorGEMM

m					
n					
Number of registers	31	29	24	29	
AI (as in Eqn 9)		4.44		4.44	

638 parameter m determines the shape of the generated kernels. 639 We can get a multiplication kernel of the shape (5×4) by 640 setting $m = 5$ in Listing 1. The lines 3 to 17 are used to con-640 setting $m = 5$ in Listing 1. The lines 3 to 17 are used to con-
641 trol the load instruction with m. Lines 18 to 38 are the most trol the load instruction with m. Lines 18 to 38 are the most 642 compute-intensive part of this TensorGEMM kernel, the 643 number of instructions used in this loop is also determined 644 by m. Finally, m controls the number of instructions used to 645 write the data back. All the conditional branching will not 646 exist in the generated kernels.

Number of registers $\frac{1}{2}$ $\frac{7}{2}$ $\frac{1}{2}$ $\frac{7}{4}$ $\frac{1}{4}$ $\frac{1}{4}$ The selection of inner kernels depends on the shape of input TensorGEMM matrices, the cache blocking size, and the characteristics of the multi-level memory-cache hierar- chy of the given SoC chip. The multiplications kernel with the best performance will be selected through auto-tuning. To solve corner cases, when the size of the multiplication kernel is not divisible by the cache blocking factor in the col- umn dimension. Zero padding is applied to account for the vector register and cache-line sizes. When there is a mis- alignment in the row dimension, the C++ template (e.g, Innerkernel_mx4 in Listing 1) is used to generate more multi- plications kernels during compile time. For example, with 659 the kernel of shape $(m \times 4)$, our template will generate extra 660 five kernels, such as (5×4) , (4×4) , (1×4) , to handle all five kernels, such as (5×4) , (4×4) , ..., (1×4) , to handle all corner cases on the row dimension.

⁶⁶² 3.4 Auto-Tuning in FastConv

667

663 The runtime parameters and their range of values listed in 664 Table 3 are used for tuning our library (FastConv). Let S 665 denote the size of the search space for the parameter:

$$
S = \rho \cdot \psi \cdot \sum_{m,n \in Table 2} \left(\left\lfloor \frac{tiles}{m} \right\rfloor \cdot \left\lfloor \frac{K}{n} \right\rfloor \right). \tag{10}
$$

668 Where ρ and ψ are the number of feasible values for the var- ϵ 669 iants loopReorder and onoffKernel, respectively. Here, ρ 670 denotes the four cases of loop order in cache blocking (line 671 21 and 22 in Algorithm 3) and register block (line 30 and 31 672 in Algorithm 4); ψ dennotes the onoffKernel Flag in line 24 673 for Algorithm 3. Thus the values of $\rho = 4$ and $\psi = 2$ are used 674 in our implementation. To ensure divisibility of the register 675 and cache block size, and to avoid misalignment in both the 676 row and column dimensions, the tile cache block size tB 677 must be a multiple of m and less than the total number of tiles 678 tiles. The output channel block size ∂B needs to be multiple 679 of n and will be less than K . As there are seven multiplication 680 kernel shapes in Table 2, we accumulate them on each case, 681 and then the total number of available choices for our param-682 eters can be computed with Equation (10).

 With these parameters, the actual execution pattern of the whole Winograd algorithm can be controlled with the generated multiplication kernels of TensorGEMM. The opti-mal parameter configuration with the best performance can

TABLE 3 Runtime Parameters and the Search Space of the Our Portable Winograd Implementation

Parameters	Description	Value range
	input channels	N/A
K	output channels	N/A
H, W	height and width of input image, respectively.	N/A
m	m tensors for register block on V_T	[2, 7]
η	<i>n</i> tensors for register block on U_T	[2, 7]
tB	tile cache block size	$[0,$ tiles/m]
oB	output channel block size	[0, K/n]
onoffKernel	on/offline kernel transform tag (ψ in Eqn 10)	0,1
loopReorder	loop reorder tag(ρ in Eqn 10)	0, 1, 2, 3

be obtained by tuning over this parameter space. The opti- 687 mal parameter configurations for a given problem size and 688 hardware configuration are gathered and stored from off- 689 line runs, and the code with the best performance can be 690 regenerated with those parameters. 691

There are several steps in auto-tuning. First, the configu- 692 rations of all possible ranges (intervals) of parameters define 693 the parameter search space. Second, A tuning database is 694 constructed to record the configurations of parameters' val- 695 ues and their corresponding performance results. Addition- 696 ally, several algorithms such as grid search, random 697 selection, and model-based prediction strategies, can be 698 used along with the tuning database as a configuration gen- 699 erator to generate alternatives of configurations, for perfor- 700 mance evaluation on a given target. Third, the code is 701 generated using the parameters in the new configuration, 702 then an offline performance test is done and the results are 703 recorded in the tuning database. Finally, after a round of 704 evaluations, the configuration with the best performance is 705 used to auto-generate the code for the library and can be 706 deployed to be used in production. The mass of $\frac{707}{207}$

Searching the entire parameter space for parameter con- 708 figurations yielding the best performance is time-consum- 709 ing. One would usually not search the entire space, and 710 instead use grid search, random selection, or even model- 711 based prediction strategies to evaluate a small subset of the 712 parameter space. In our auto-tuning module, the type and 713 the granularity of the search strategies can be customized 714 by the user. By default we use grid search as the default 715 strategy: at most 4096 configurations are evaluated and 716 stored in our tuning database. Finally, the configuration 717 with the best performance will be selected and used for 718 code generation with the best performance. The same ratio of 719

The auto-tuning strategy described above is performed off- 720 line. The time spent on auto-tuning for each convolution case 721 varies from several minutes to several hours, depending on 722 the input shape of convolution, the computing capability of 723 the hardware, and the granularity of the grid search strategy. 724

3.5 User Interface and Implementation 725

A transparent and easy-to-use programming interface is 726 designed for the proposed library. This library is header- 727 only and therefore can be embedded into other third-party 728 software stacks to accelerate inference on Arm CPUs with 729 optimal convolution performance. Our convolution class 730 contains three public function members: Init(), Tuning(), ⁷³¹ and Forward(). For library users, the user only needs to call 732 three predefined routines: 733

TABLE 4 The Hardware Specifications of Our Test Platforms

CPU Name	Cores	$\#CPUs$ (GHz)	L1 Cache (Bytes)	L ₂ Cache (Bytes)	L3 Cache (Bytes)	Type
Snapdragon 835	$4 + 4$	$4@2.45+4@1.90$	$\overline{}$	4@2M-share+4@1M-shared	none	SoC/mobile
Snapdragon 855	$4 + 4$	$(1@2.84+3@2.42)+4@1.80$	$\overline{}$	(1@512K+3@256K)+4@128K	8@4MB-shared	SoC/mobile
Snapdragon 888	$4 + 4$	$(1@2.84+3@2.42)+4@1.80$	-	$(1@1M+3@512K)+4@128K$	8@4MB-shared	SoC/mobile
Apple M1	$4 + 4$	4@3.204+4@2.064	4@128K+4@64K	4@12M-shared+4@4M-shared	none	Consumer PC
Kunpeng 920		8@2.60	8@64K	8@512K	8@32MB-shared	Datacenter/server
AWS Graviton2	64	64@2.50	64@64K	64@1M	64@32MB-shared	Datacenter/server

Arm big.LITTLE is a heterogeneous computing architecture with a performance cluster of cores and power-efficient cluster of cores, Energy saving is ensured with clustered switching mechanism. This means that in most cases Arm SoC devices have two clusters of CPUs, and can only use one cluster at a time. "-" denotes that L1 cache size is not released by the vendor and also can not be measured by tools such as likwid [53].

- ⁷³⁶ (II) Tuning(): Configuring algorithms and parameters via 737 offline auto-tuning before the actual deployment of 738 the model.
- ⁷³⁹ (III) Forward(): In production phase, a call to Init() reads 740 the configurations generated in the previous step, ⁷⁴¹ and the auto-generated kernel(s). Subsequently, For-⁷⁴² ward() is called to deliver the optimal computing per-743 formance on the target Arm CPU.

Suppression 34 = 4 0.824-582 Cleration 16 = 100318-582 Cleration 16 = 100326-582 Cleration 16 = 100326-582 Cleration 16 = 100326 Cleration 16 = 100326 Cleration 16 = 100326 Cleration 16 = 100326 Cleration 16 = 100328 Cler FastConv is the first work, to the authors' knowledge, that uses a reconfigurable design. The library internally gen- erates the highest performing code variant for the given tar- get Arm CPU. The code variants, optimized for different targets and convolution shapes, cover a wide range, and combinations, of optimizations: tuning the data layout for unit-strided access patterns, loop reordering, packing strate- gies for data blocks to interleave indexing, packing the lay- out back to match the auto-generated TensorGEMM inner kernel of different shapes, and register/cache blocking. These optimizations are combined together, in a transparent fashion, to deliver the optimal performance for the given convolution shape on the target chip, thus enabling its per-formance portability on different types of Arm CPUs.

⁷⁵⁸ 4 EVALUATION

 FastConv is developed with C++ and Neon intrinsics. The cor- rectness of our implementation has been verified against the naive implementation. The performance of the Winograd implementation is compared against FeatherCNN [10], NNPACK [18], Arm NN inference engine[28] and other back- end libraries[27], [39], [40], [52] supporting GEMM routines. We evaluate six Arm processors. Three flagship mobile/SoC chips: Snapdragon 835, 855 and 888 from Samsung Galaxy S8, Xiaomi 9, and Xiaomi 11, respectively. Two data center serv- ers: Huawei Kunpeng 920 and AWS Graviton2 M6g instance. One consumer PC: Apple MacBook Pro M1. Snapdragon 835 is equipped with four performance cores (Cortex-A73) with 2MB cluster sharing L2 cache, and four energy-efficient cores (Cortex-A53) with 1MB cluster sharing L2 cache. Snapdragon 855 is designed with one performance core (Cortex-A76) with 512KB L2 cache, three performance cores with 256KB L2 cache, four efficient cores with 128KB L2 cache, and DynamIQ 4MB cluster shared L3 cache. Snapdragon 888 shares a similar archi- tecture with 855 but with double the L2 cache size. The hard-ware specifications of test platforms are detailed in Table 4.

779 We use VGG–16 [2], Resnet–50 [4], Densenet–121 [54] 780 and Inception V4 [4] networks for performance evaluation.

For VGG–16, the dimensions of TensorGEMM multipliers 781 using Winograd are $K \times (C \cdot \theta)$ and $(C \cdot \theta) \times (H' \cdot W')$, as 782 described in Table 5. The computational load together with 783 its multiplication stage's Arithmetic Intensity (AI) for each 784 layer is also calculated and listed in the Table. VGG–16's 785 convolutional layers cover a wide variety of representative 786 shapes generally composed of two typical patterns: large 787 images with relatively few channels and small images with 788 more channels. Similar shapes also appear in Resnet [4], 789 Densenet [54], Squeezenet [55], and many other frequently 790 used neural network architectures. The mass of 791

4.1 Performance Evaluation 792

According to the introduced optimization techniques, the 793 performance is evaluated for the following: 794

- (I) A step-by-step evaluation of individual optimiza- 795 tions of the FastConv Winograd over the Winograd 796 kernels of other libraries. 797
- (II) A scalability evaluation of the multi-threaded Fast- 798 Conv Winograd. 299
- (III) A roofline comparison and analysis for the multi- 800 threaded Winograd implementation. 801
- (IV) Performance portability evaluation of FastConv using 802 different convolution shapes over different Arm CPUs. 803

We first conduct a step-wise evaluation on Winograd 804 using VGG-16 convolution layers. We use our library with 805 default settings (i.e. no optimizations) as a baseline in 806 Fig. 6a. We use the default setting of $oB = 40$, $tB = 3$ and a 807 fixed multiplication kernel of the shape 4×4 . We enable the 808 following optimizations one after the other (i.e. step-wise): 809 cache blocking tuning (+Cache), register blocking tuning ⁸¹⁰

TABLE 5 Shape, Computational Load and Arithmetic Intensity (AI) in Winograd $F(6 \times 6, 3 \times 3)$'s Multiplication Stage of VGG–16 Conventional Layers

Layer	C	K	H, W	$H' \times W'$	$H' \times W'$ $F(2\times2,3\times3)$ $F(6\times6,3\times3)$	GFLOP	AI for $F(6\times6, 3\times3)$
11	3	64	224	12544	1444	0.17	0.747
12	64	64	224	12544	1444	3.70	11.24
2_{1}	64	128	112	3136	361	1.85	12.44
2 ₂		128 128	112	3136	361	3.70	19.86
3 1		128 256	56	784	100	1.85	15.91
32		256 256	56	784	100	3.70	21.63
4_1		256 512	28	196	25	1.85	9.44
42		512 512	28	196	25	3.70	10.25
5 1		512 512	14	49	9	0.92	2.77

Fig. 6. Step-wise speedup evaluation and speedup comparison of FastConv on Kunpeng 920 using VGG-16. (a) Individual optimizations are added one by one in a step-wise evaluation. (b) Speedup comparison against Winograd kernels from FeatherCNN, Arm NN inference engine, and NNPACK. The baseline for (a) is the untuned FastConv initialized with a default setting of $oB = 40$, $tB = 3$, with a fixed multiplication kernel of the shape 4×4 .

36
 $\frac{3}{2}$
 $\frac{3}{2}$
 $\frac{1}{2}$ (+Reg), and scheduling loop reordering (+Sched). The combi- nations of all these optimizations (i.e. Cache+Reg+Sched) together is FastConv. The performance results of Feath- erCNN are included in this evaluation. We plot its speedup against our baseline. The step-by-step single-thread optimi- zation results are averaged over 10 runs on Kunpeng 920 in Fig. 6a. The results show that an average of 1.13x, 1.19x and 1.25x speedups are contributed by the tuning optimization of Cache, Cache+Reg, and Cache+Reg+Sched. FeatherCNN is slower than the baseline and FastConv on the layers before 4_1 and 5_1, respectively. FeatherCNN results show higher performance on extremely small input tensor sizes on layer 5_1 by using the External Packing strategy at which the data is packed in an extra memory buffer with a contagious memory access pattern [10]. This simplifies the implementa- tion and improves the efficiency for smaller input shapes. Finally, FastConv achieves speedups between 1.07x to 1.40x, depending on different layers of VGG–16.

 In addition, we conduct a comparison with three other Winograd implementations on Arm CPU, which includes FeatherCNN [10], Arm NN [28], and NNPACK [18] (Fig. 6b). In comparison to FeatherCNN, FastConv is 1.22x and 2.48x times faster (except for layer 5_1). The decreasing speedup with the shrinking input image size can be explained by the fact that the strided read pattern for both input and output transform does not work well with 4-way skewed associative cache on small image sizes with close memory access distan- ces, across both different image rows and channels. This could be fixed by adjusting the memory access pattern and data lay- out. A comparison to NNPACK is also performed and the results show that FastConv is close to 1.40x times faster on both terminal layers, and is 1.02x to 1.15x better than NNPACK on the middle layers. When compared with Arm NN inference engine including kernel transformation, FastConv is 1.14x to 2.17x faster as there is a run-time overhead of the input tensor reshaping from "NHWC" to "NCHW", and another overhead for the strided data scattering and gathering operation before and after the GEMM routines. Additionally, the Arm NN 849 inference engine employs a $F(4 \times 4, 3 \times 3)$ shape for its Wino-
850 grad implementation, which may also degrade performance. grad implementation, which may also degrade performance.

 We perform a layer-wise scalability test on the Winograd implementation with VGG–16. Our multi-threaded imple- mentation of the Winograd algorithm is compared with NNPACK. The scaling results on AWS Graviton2 Arm server with 64 cores are presented in Fig. 7. According to Fig. 7, FastConv and NNPACK can scale to 64 and 16 cores,

respectively. There is an almost linear speedup with Fast- 857 Conv when running the middle layers of VGG–16. When 858 dividing the speedup value by the number of threads, we 859 can get the parallel efficiency numbers. When using all 64 860 cores, FastConv achieves 50% to 65% percent of parallel effi- 861 ciency on the middle layers and between 32% to 42% on the 862 first and last layers. The paralleling efficiency of NNPACK on 64 cores, however, ranges between 3% to 6%, on average. 864 In comparison to FastConv, NNPACK shows poor effi- 865 ciency and scalability performance in our experiments. 866

We do a roofline analysis for the most time-consuming step 867 (i.e. multiplication stage) in the Winograd algorithm. In our 868 Winograd optimization, we have minimized the memory 869 movement overhead in transformation. At the same time, we 870 are also trying to improve the computational efficiency in the 871 most time-consuming step. We report the roofline results of 872 the implementation of the multiplication stage in FastConv/ 873 TensorGEMM, NNPACK, and Arm NN inference engine with 874 multiple GEMMs. The results are presented in Fig. 8. The roof- 875 line analysis on Kunpeng 920 with all 8 CPU cores for the three 876 libraries is presented by Fig. 8a. Besides the first and last layers 877 in VGG–16, FastConv/TensorGEMM is much closer to the 878 peak in comparison with the other two libraries (note: Y-axis is 879 log-scale). For the first and last VGG-16 layers, the multiplica- 880 tion using FastConv/TensorGEMM and GEMMs are all 881 bounded by DRAM and L3, respectively. In these two cases, 882 FastConv/TensorGEMM is still closer to the DRAM or L3 883 peaks. The results also indicate there is room for further perfor- 884 mance improvement for the long rectangular or skinny tall 885 cases for the Winograd algorithm. For the AWS Graviton2 886 Arm server, its per core cluster-shared L3 cache size is less 887

(a) Scaling of NNPACK's Winograd. (b) Scaling of FastConv's Winograd.

Fig. 7. Layer-wise scalability of VGG–16 on Winograd implementations of NNPACK and FastConv on AWS Graviton2 Arm Server.

Fig. 8. Layer-wise multi-core roofline comparison for the bottleneck multiplication stage of Winograd algorithm with VGG–16 on Kunpeng 920 and AWS Graviton2 (Y-axis log-scale).

Fig. 9. Layer-wise multi-threaded performance comparison for convolution layers in VGG–16, Resnet–50, Densenet–121, and Inception V4 on Kunpeng 920 with all 8 cores. The gray, green and blue lines are the speedup of FastConv over the implementation of NNPACK's GEMM-Based algorithm, NNPACK, and Arm NN's Winograd algorithm, respectively. Besides VGG–16, the shape of each convolution layer in Resnet–50, Densenet– 121, and Inception V4 is denoted with an ordered tuple (input channel size, output channel size, and width/height of the input 2D tensor).

 than its L2 cache size. Thus we don't plot the L3 roofline in Fig. 8b. FastConv/TensorGEMM and Arm NN inference engine have the same performance in the last VGG–16 layer (5_1). On other layers with all 64 cores, FastConv/Tensor- GEMM achieves an order of magnitude improvement over the other libraries. More importantly, for the long rectangular or skinny tall convolution shapes in the first and last layer, Ten- sorGEMM achieves a performance close to the L2 peak, in comparison to the other libraries (appearing to be bounded by memory, and not L2). Those performance improvements are attributed to our blocking, scheduling, and auto-tuning optimizations.

900 4.2 Portability Evaluation

 In this section, we evaluate the performance portability of FastConv on various convolution shapes and six Arm CPU devices. The convolution layers from VGG–16 [2], Resnet– 50 [4], Densenet–121 [54], and Inception V4 [4] are evaluated on all six platforms.

 We evaluate the portability of FastConv (w.r.t. to input shapes) on various shapes of input layers on Kunpeng 920 with all 8 cores. The layer-wise efficiency and speedup results with nine layers from VGG–16 and convolution layers from Resnet–50, Densenet–121, and Inception V4 are shown in Fig. 9. Note that the seven middle layers of VGG–16 generate more square-shaped matrices than the two layers on both ends. The convolution layers from Resnet–50, Densenet–121, and Inception V4 generate small input image sizes with fewer input and output channels, that results in skinny tall and long rectangular GEMM/TensorGEMM input shapes. The default input tensor layout is set to be "NCHW", the input data layout 917 transformation for GEMM-based convolution is included in 918 the reported time to make a consistent comparison with the 919 Winograd algorithm. We report the absolute performance in 920 the unit of $GFlop/s¹$ The speedup results of FastConv over the 921 other three libraries are presented in Fig. 9. FastConv with the 922 Winograd algorithm is 4.30x to 28.36x faster than NNPACK's 923 GEMM-based algorithm. In most cases, it is beyond 924 Winograd's algorithmic speedup of 5.04, mainly due to the 925 optimization and auto-tuning of our reconfigurable Winograd 926 algorithm with auto-generated TensorGEMM kernels. For 927 NNPACK's Winograd kernel, FastConv is 1.23x to 2.84x faster, 928 which highlights the gains from our optimizations efforts in 929 FastConv. When compared with the Arm NN inference 930 engine, FastConv is approximately 1.47x to 3x faster on layers 931 from VGG–16 layers, and 1.41x to 22.7x faster on layers from 932 the three other networks. FastConv gains a larger speedup 933 over the other libraries on Resnet–50, in comparison to VGG– 934 16. That demonstrates our approach for auto-generating opti- 935 mized convolution kernels is portable to various types of con- 936 volution shapes. 937

We test the performance portability on six Arm devices 938 with nine layers from VGG–16. As multi-threaded deploy- 939 ment over multi-cores in mobile phones is not controllable 940 on Android, we evaluate a single-thread on the big (perfor- 941 mance) core on the three mobile processors. For the other 942

^{1.} The performance in the unit of GFlop/s may be written as $2 \cdot K \cdot C \cdot H \cdot W \cdot R \cdot S \cdot \tau^{-1} \cdot 10^{-9}$, where τ is the runtime in seconds, the other symbols are listed in Table 5.

Fig. 10. Layer-wise multi-threaded performance results with VGG–16 on six ARM CPU SoC devices. The X-axis shows the layer name in VGG–16. The Y-axis is the speedup and absolute performance value in GFlop/s of FastConv and NNPACK on Winograd algorithm.

 $\frac{8}{3}$ and $\frac{1}{3}$ a three devices, multi-threading on all cores is evaluated. Fast- Conv can automatically select the best parameters and con- figure the C++ template to generate optimized code for the target convolution shape and Arm architecture. NNPACK however does not have this functionality. We have measured the speedup of FastConv over NNPACK on their best per- forming Winograd implementation (in Fig. 10. In compari- son with NNPACK, FastConv achieves speedups of 1.42x, 1.21x, 1.26x, 1.37x, 2.26x, and 11.02x on average over Kun- peng 920, Snapdragon 835, 855, 888, Apple M1, and AWS Graviton2, respectively. A notable observation is that with newer chips, FastConv gains better speedups. Huawei Kun- peng 920 is based on Cortex-A57 (released in 2012), Snap- dragon 835, 855, and 888 are based on Cortex-A73, Cortex- A76, and Cortex-X1 (released in 2015, 2018, and 2020 respec- tively), and Apple M1 with Firestorm architecture released in 2021. An important fact to consider is that existing libraries are highly hand-tuned to target some special architectures released several years ago. With new chips being introduced, and the high pace at which the field of deep learning evolves, developers are faced with the futile task of redoing the hand- tuned optimizations. For instance, NNPACK's kernel has not been updated for years, and the latest architecture ported by OpenBLAS is Cortex-A73 (released in 2016). Thus, it is vital to have a performance portable library (FastConv) that can support both old and new Arm SoCs and servers. Fur- thermore, the whole porting process is fully automated in FastConv and can save enormous engineering effort for deploying DL models on billions of Arm SoC chips in phones and Internet of Things (IoT) devices [56], [57].

973 4.2.1 Comparison With TVM

 TVM can only auto-tune GEMM kernels for convolution operations by using the Im2col algorithm, thus we compare to TVM by including the Im2col in our call to the GEMM routines.

 We implemented a reconfigurable Im2col algorithm com- bined with automatically generated GEMM code that is optimized with the techniques described in this paper. We refer to the GEMM based convolution implementation as FastConv-GEMM. It is open-sourced, and we include it in the same GitHub repo [https://github.com/Mengjintao/](https://github.com/Mengjintao/FastConv) [FastConv.](https://github.com/Mengjintao/FastConv) FastConv–GEMM has been compared to AutoTVM, AutoTVM + LIBXSMM, AutoTVM + Open-BLAS [40], [58], OpenBLAS [52], and LibShalom [27]. The

overhead of the Im2col transformation is excluded. The 987 reconfigurable library for GEMM with default parameters 988 on cache block size and inner kernel shapes of 8×8 is 989 labeled as FastConv without auto-tuning, while the auto- 990 tuning enabled version is labeled as FastConv + tuning. The 991 achieved performance on Kunpeng 920 is shown in Fig. 11. 992 OpenBLAS shows better performance than AutoTVM, and 993 AutoTVM that is tuned over OpenBLAS and LIBXSMM. 994 LibShalom [27] shows performance improvement over both 995 autoTVM and OpenBLAS. It is worth mentioning that Lib- 996 Shalom is optimized for small and irregular-shaped 997 GEMMs with start-of-art expert hand-tuning methodolo- 998 gies. Our reconfigurable library FastConv–GEMM with 999 default settings is comparable to LibShalom and also out- 1000 performs other libraries. With auto-tuned FastConv, we fur- 1001 ther gain between 2% to 17% performance improvement for 1002 different layers and rank first on all layers (except layer 1003 5_1). Note that the matrices generated by the middle layers 1004 of VGG16 are more square-shaped, whereas the matrices of 1005 the terminal layers are mostly long rectangular or skinny 1006 tall. This explains why the first three layers and the last 1007 layer in VGG–16 benefit more from auto-tuning, in compari- 1008 son to middle layers. It can be concluded that our auto-tun- 1009 ing methodology on GEMM with the reconfigurable library 1010 can improve the performance of long rectangular and 1011 skinny tall matrices, and at the same time has no negative 1012 effects on square matrices. 1013

Fig. 11. Step-wise evaluation of FastConv's GEMM implementation for Im2col on Kunpeng 920. The x-axis is layer names from VGG–16 (Table 5). The left y-axis plots the performance in GFlop/s and the right y-axis plots FastConv's auto-tuning speedups over FastConv–GEMM. Note that the theoretical peak performance of a single core in Kunpeng 920 is 41.6 GFlop/s.

¹⁰¹⁴ 4.3 Discussion

1015 In this section, we briefly discuss some insights we observe 1016 from analyzing the experimental results.

¹⁰¹⁷ 4.3.1 Effect of Architecture Features on Optimizations

as A enter of Ancora computer additional on the matter reduced as a single matter reduced and the second interaction of the second interaction of the best configuration operation of the best configuration of the best conf FastConv's offline tuner can generate auto-tuning logfiles of the best configurations during our evaluation experi- ments. We highlight three optimization patterns from the analysis of these log files using a single thread. First, the log files generated by the cache blocking step confirm ideal blocking with Algorithm 3, i.e. only compulsory cache misses, in L2/L3 cache (depending on which cache level the auto-tuning blocking is for). Second, inspecting the auto-tuning logfiles of register blocking with Algorithm 4 revealed that for most kernel shapes the best decomposi- tion of the input shape was used (w.r.t. to the reduction in register pressure) while avoiding the cost for data pad-1030 ding. For example, the kernel shape of (7×3) is used for 1031 the last laver of VGG–16 and thus successfully avoids the the last layer of VGG–16 and thus successfully avoids the data padding operations; for other big square input tensor 1033 shapes the register kernel shape of (5×4) with highest arithmetic intensity is selected by our auto-tuner. Finally, arithmetic intensity is selected by our auto-tuner. Finally, the offline kernel transformation in Algorithm 3 reduced the computational requirements for kernel transforma- tions, in all cases, when using a single thread and enabled us to saturate the memory bus. The above cache-aware decomposition/blocking of input shapes, extended from Goto's work [16], optimally selects the register blocking for kernel shapes. The loop reordering method, inspired by TVM [40], [58], also provides an advantage over NNPACK [18] and Arm NN inference engine [28].

 We also analyzed the multi-threaded auto-tuning logfiles generated by FastConv's offline tuner on Kunpeng 920, AWS Graviton2, and Apple M1. We highlight four optimization pat- terns for multi-threaded auto-tuning. First, effective cache blocking is observed, similar to the case of a single core. Sec- ond, the loop reordering step imitates the parallelism over the inner-kernel [59] by scattering threads on register blocking loops instead of cache blocking loops and tends to keep the blocking size on the dimension of the input channel as large as possible to saturate the instruction pipeline. This is consistent with our analysis in Section 3.2 on cache blocking optimiza- tions. Third, the most frequently used kernels that are selected 1056 by the auto-tuner have the shape of (4×5) or (4×4) , which provides the highest arithmetic intensity for both common and corner case kernels. Finally, offline kernel transform is dis- abled for multi-thread cases to save memory bandwidth and avoid memory access conflicts; this is a different pattern from the results of a single thread.

¹⁰⁶² 4.3.2 Lower and Mixed Precision

 Parts of the Arm processor families, such as Snapdragon 835 and Kunpeng 920, we experiment with in this paper do not belong to the ARMV8.2–A [60] architecture that supports FP16 and Int8. Arm CPUs adopting the ARMV8.2–A archi- tecture started to appear in market in 2020. Considering there is still a large number of ARM devices not supporting ARMV8.2–A, this work is focused on FP32 to ensure their compatibility. When using FP16 and Int8 precisions we can reduce the required storage of DL models and also improve

the inference performance. If we assume independence 1072 from the restrictions of NEON instructions, our work can 1073 use Int4/8 and FP16 in our TensorGEMM templates, where 1074 the number of issued passes p (as in Equation 7) of Tensor- 1075 GEMM can be reduced exponentially. This would be help- 1076 ful in further reducing, or even eliminating, the required 1077 interleaved packing data movement in the Winograd 1078 algorithm. 1079

5 CONCLUSION 1080

We have presented a library named FastConv that is perfor- 1081 mance portable for Winograd convolution operations on 1082 many types of recent Arm CPUs. A combination of several 1083 technologies is used to deliver transparency and performance 1084 portability. We use C++ templates to generate multiple 1085 shapes of manually tuned multiplication kernels fully opti- 1086 mized for high arithmetic intensity. FastConv is designed to 1087 search for the best combination of register and cache blocking 1088 sizes, scheduling of loop iterations, packing strategies, access 1089 patterns, and online/offline computations. Auto-tuning is 1090 also applied to search the configurations for the best perfor- 1091 mance for the considered target devices and problem sizes. 1092 Our experimental layer-wise evaluation on VGG–16 confirms 1093 that after tuning our Winograd reconfigurable Library, 1094 speedups of 2.0x and 1.1x can be achieved on average over 1095 Arm Inference engine and NNPACK, respectively, when 1096 running VGG–16 layers on Kunpeng 920. Our performance 1097 portability evaluations on different models further show that 1098 an average speedup of 1.21x, 1.55x, 1.72x, and 2.08x is 1099 achieved on Snapdragon 835, 855, 888, and Apple M1, respec- 1100 tively. The entire porting process is fully automated and can 1101 thus save enormous engineering work for the deployment of 1102 DL models on millions of Arm SoC chips in mobile phones 1103 and IoT devices. 1104

ACKNOWLEGMENTS 1105

We appreciate the long-term guidance from Prof. Tong Zhang 1106 at the Hong Kong University of Science and Technology, the 1107 General Manager Assistant Mr. YongSheng Liu, General Man- 1108 ager Assistant Mr. Wei Yang, and Prof. Junzhou Huang at the 1109 University of Texas at Arlington. We also want to thank the 1110 editors and reviewers for their professional comments which 1111 have greatly improved this manuscript. 1112

REFERENCES 1113

- [1] S. Kim, S. Oh, and Y. Yi, "Minimizing GPU kernel launch over- 1114 head in deep learning inference on mobile GPUs," in Proc. 22nd 1115 Int. Workshop Mobile Comput. Syst. Appl., 2021, pp. 57–63. 1116
- [2] S. Han, H. Mao, and W. J. Dally, "Deep compression: Compress- 1117 ing deep neural networks with pruning, trained quantization and 1118 huffman coding," 2015, arXiv:1510.00149. 1119
- [3] Z. Zhong, L. Jin, and Z. Xie, "High performance offline handwrit- 1120 ten chinese character recognition using googlenet and directional 1121 feature maps," in Proc. 13th Int. Conf. Document Anal. Recognit., 1122 2015, pp. 846–850. 1123
- [4] C. Szegedy, S. Ioffe, V. Vanhoucke, and A. A. Alemi, "Inception- 1124 v4, inception-resnet and the impact of residual connections on 1125 learning," in Proc. 31st AAAI Conf. Artif. Intell., 2017. 1103
- [5] *Z. Qin, Z. Zhang, X. Chen, C. Wang, and Y. Peng, "FD-mobilenet: 1127* Improved mobilenet with a fast downsampling strategy," in *Proc.* 1128 Improved mobilenet with a fast downsampling strategy," in Proc. 25th IEEE Int. Conf. Image Process., 2018, pp. 1363–1367. 1129

- 14 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- 1130 [6] X. Xia, C. Xu, and B. Nan, "Inception-v3 for flower classification,"

1131 **in** Proc. 2nd Int. Conf. Image Vis. Comput., 2017, pp. 783–787.
- 1131 in Proc. 2nd Int. Conf. Image Vis. Comput., 2017, pp. 783–787.
1132 [7] E. Georganas et al., "Anatomy of high-performance deep 1 1132 [7] E. Georganas et al., "Anatomy of high-performance deep learning 1133 convolutions on simd architectures," in Proc. Int. Conf. High Per-
- 1134 form. Comput. Netw. Storage Anal., 2018, pp. 830–841.
1135 [8] S. Chetlur et al., "cuDNN: Efficient primitives for d 1135 [8] S. Chetlur et al., "cuDNN: Efficient primitives for deep learning," 1136 2014, arXiv:1410.0759.
1137 [9] A. Lavin and S. Gray
- 1137 [9] A. Lavin and S. Gray, "Fast algorithms for convolutional neural
1138 **Directional networks**," in Proc. IEEE Conf. Commut. Vis. Pattern Recognit. 2016. 1138 networks," in Proc. IEEE Conf. Comput. Vis. Pattern Recognit., 2016,
1139 np 4013-4021 1139 pp. 4013-4021.
1140 [10] H. Lan et al..."
- 1140 [10] \hat{H} . Lan *et al.,* "FeatherCNN: Fast inference computation with ten-
1141 sorgemm on arm architectures." IEEE Trans. Parallel Distrib. Sust. 1141 sorgemm on arm architectures," IEEE Trans. Parallel Distrib. Syst.,
1142 UOL 31, no. 3, pp. 580–594. Mar. 2020. 1142 vol. 31, no. 3, pp. 580–594, Mar. 2020.
- 1143 [11] P. Maji, A. Mundy, G. Dasika, J. G. Beu, M. Mattina, and 1144 R. D. Mullins, "Efficient winograd or cook-toom convolution 1145 kernel implementation on widely used mobile cpus," 2019,
1146 $arXiv:1903.01521v1$. 1146 *arXiv*:1903.01521*v*1.
1147 [12] L Jia Y Liang X
- 1147 [12] L. Jia, Y. Liang, X. Li, L. Lu, and S. Yan, "Enabling efficient fast 1148 convolution algorithms on gpus via megakernels," IEEE Trans.
1149 Comput vol 69 no 7 pp 986–997 Jul 2020 1149 Comput., vol. 69, no. 7, pp. 986–997, Jul. 2020.
- [13] R. Mulder, V. Radu, and C. Dubach, "Optimising the performance 1151 of convolutional neural networks across computing systems using
 Q# transfer learning," 2020. transfer learning," 2020.
- 1153 [14] Z. Jia, A. Zlateski, F. Durand, and K. Li, "Optimizing N-dimensional, 1154 winograd-based convolution for manycore CPUs," in Proc. 23rd 1155 ACM SIGPLAN Symp. Princ. Pract. Parallel Program., 2018, 1156 pp. 109–123.
- 1157 [15] D. Yan, W. Wang, and X. Chu, "Optimizing batched winograd 1158 convolution on GPSs," in Proc. 25th ACM SIGPLAN Symp. Princ. 1159 Pract. Parallel Program., 2020, pp. 32–44.
- 1160 [16] K. Goto and R. A. Geijn, "Anatomy of high-performance matrix 1161 multiplication," ACM Trans. Math. Softw., vol. 34, no. 3, 2008, 1162 Art. no. 12.
- 1163 Q5 [17] ARM, "ARM compute library," [Online]. Available: https:// 1164 github.com/ARM-software/ComputeLibrary
- 1165 [18] M. Dukhan, "The NNPACK library," [Online]. Available: https:// 1166 github.com/Maratyszcza/NNPACK
- 1167 [19] NVIDIA, "The NVIDIA CUDA deep neural network library
1168 (cuDNN)." [Online], Available: https://developer.nvidia.com/ 1168 (cuDNN)," [Online]. Available: https://developer.nvidia.com/ cudnn
- 1170 [20] Intel, "Intel oneAPI deep neural network library (oneDNN)," [Online]. Available: https://github.com/oneapi-src/oneDNN
- 1172 [21] Wikipedia, "Cache hierarchy," 2019. [Online]. Available: https:// en.wikipedia.org/wiki/Cache_hierarchy
- 1174 [22] Wikipedia, "Arm big.little," 2021. [Online]. Available: https://en. wikipedia.org/wiki/ARM_big.LITTLE
- 1176 [23] ARM, "Arm dynamiq redefines multi-core computing," 2021. [Online]. 1177 Available: https://www.arm.com/why-arm/technologies/dynamiq
- 1178 [24] J. Baer, Microprocessor Architecture: From Simple Pipelines to Chip
1179 Multiprocessors. Cambridge, U.K.: Cambridge Univ. Press, 2010. Multiprocessors. Cambridge, U.K.: Cambridge Univ. Press, 2010. ¹¹⁸⁰ [Online]. Available: https://books.google.com.sg/books?id¼Eg MZEqnvLzsC
- 1182 [25] S. Williams, A. Waterman, and D. Patterson, "Roofline: An insightful visual performance model for multicore architectures," 1184 Commun. ACM, vol. 52, no. 4, pp. 65–76, 2009.
1185 [26] A. Ilic, F. Pratas, and L. Sousa, "Cache-av
- [26] A. Ilic, F. Pratas, and L. Sousa, "Cache-aware roofline model: 1186 Upgrading the loft," IEEE Comput. Archit. Lett., vol. 13, no. 1, pp. 21–24, Jan.-Jun. 2014. 1187 pp. 21–24, Jan.-Jun. 2014.
- 1188 [27] W. Yang, J. Fang, D. Dong, X. Su, and Z. Wang, "LIBSHALOM: 1189 Optimizing small and irregular-shaped matrix multiplications on 1190 ARMv8 multi-cores," in Proc. Int. Conf. High Perf. Comput. Netw. 1191 Storage Anal., 2021, pp. 1–14.
- 1192 [28] A. Tools, "ARM NN Inference Engine," 2021, Accessed: Sep. 01, 2021. 1193 [Online]. Available:<https://github.com/ARM-software/armnn>
- 1194 [29] ARM, "Arm neon technologies," 2021. [Online]. Available: [https://](https://www.arm.com/why-arm/technologies/neon) 1195 www.arm.com/why-arm/technologies/neon
- 1196 [30] N. Stephens, "ARMv8-a next-generation vector architecture for HPC," in *Proc. IEEE Hot Chips 28 Symp.*, 2016, pp. 1–31. 1197 HPC," in Proc. IEEE Hot Chips 28 Symp., 2016, pp. 1–31.
1198 [31] S. Flur et al.. "Modelling the ARMv8 architecture. op
- 1198 [31] S. Flur et al., "Modelling the ARMv8 architecture, operationally: 1199 Concurrency and ISA," in Proc. 43rd Annu. ACM SIGPLAN-1200 SIGACT Symp. Princ. Program. Languages, 2016, pp. 608–621.
- 1201 [32] H. Ni, "Ncnn," [Online]. Available: [https://github.com/Tencent/](https://github.com/Tencent/ncnn) 1202 [ncnn](https://github.com/Tencent/ncnn)
1203 [33] P. S.
- 1203 [33] P. S. Juan, A. Castelló, M. F. Dolz, P. Alonso-Jordá, and 1204 E. S. Quintana-Ort-ı, "High performance and portable convolu-1205 tion operators for arm-based multicore processors," 2020,
1206 arXiv:2005.06410. arXiv:2005.06410.
- [34] A. Paszke et al., "PyTorch: An imperative style, high-performance 1207 deep learning library," in Proc. Adv. Neural Inf. Process. Syst., 2019, 1208 pp. 8026–8037.
A. Abdelfattah, A. Haidar, S. Tomov, and J. Dongarra, 1210
- [35] A. Abdelfattah, A. Haidar, S. Tomov, and J. Dongarra, 1210 "Performance, design, and autotuning of batched GEMM for GPUs," in Proc. Int. Conf. High Perform. Comput., 2016, pp. 21–38. 1212
C. Cecka. 2017. [Online]. Available: https://devblogs.nvidia. 1213
- [36] C. Cecka, 2017. [Online]. Available: [https://devblogs.nvidia.](https://devblogs.nvidia.com/cublas-strided-batched-matrix-multiply/) 1213 com/cublas-strided-batched-matrix-multiply/ 1214
- [37] A. Haidar, T. Dong, P. Luszczek, S. Tomov, and J. Dongarra, "Batched 1215 matrix computations on hardware accelerators based on GPUs," Int. 1216
I. High Perform Comput. Appl. vol. 29, no. 2, pp. 193–208, 2015. [1217] J. High Perform. Comput. Appl., vol. 29, no. 2, pp. 193–208, 2015. 1217
- [38] J. Dongarra, S. Hammarling, N. J. Higham, S. D. Relton, and M. Zou- 1218 non, "Optimized batched linear algebra for modern architectures," 1219
in *Proc Fur Conf Parallel Process*, 2017 pp. 511–522 1200 in Proc. Eur. Conf. Parallel Process., 2017, pp. 511–522. 1122.
A. Heinecke. G. Henry. M. Hutchinson. and H. Pabst. "LIBXSMM: 1221
- [39] A. Heinecke, G. Henry, M. Hutchinson, and H. Pabst, "LIBXSMM: 1221 Accelerating small matrix multiplications by runtime code gener- 1222
ation." in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., 1223 ation," in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., 1223 2016, pp. 981–991.

T. Chen et al., "TVM: End-to-end optimization stack for deep 1225
- [40] T. Chen *et al.,* "TVM: End-to-end optimization stack for deep 1225
learning " 2018 *arXin:1802 04799* learning," 2018, arXiv:1802.04799. 1226
- [41] Google, "JAX: Autograd and XLA," 2021. [Online]. Available: 1227 https://github.com/google/jax 1228
X. Jiang et al., "Mnn: A universal and efficient inference engine." 1229
- [42] X. Jiang et al., "Mnn: A universal and efficient inference engine," 2020, arXiv:2002.12418. 1230
- [43] S. Joo et al., "A memory-aware performance optimization of tensor 1231 programs for embedded devices," in Proc. IEEE Int. Conf. Consum. 1232 Electronics-Asia, 2020, pp. 1–4. 1233
- [44] W. Niu, X. Ma, Y.Wang, and B. Ren, "26ms inference time for resnet- 1234 50: Towards real-time execution of all DNNs on smartphone," 2019, 1235 arXiv:1905.00571. 1236
- [45] X. Zhang, J. Xiao, and G. Tan, "I/O lower bounds for auto-tuning 1237 of convolutions in CNNs," in Proc. 26th ACM SIGPLAN Symp. 1238 Princ. Pract. Parallel Program., 2021, pp. 247–261. 1239
- [46] L. Zheng and T. Chen, "Optimizing deep learning workloads on 1240 arm GPU with TVM," in Proc. 1st Reproducible Qual.-Efficient Syst. 1241 Tournament Co-Designing Pareto-Efficient Deep Learn., 2018, Art. no. 1. 1242
- [47] J.-K. Lee, A. Lu, Y.-M. Chang, C.-L. Lee, P. Chen, and S.-C. Wang, 1243 "Supporting TVM on risc-V architectures," in *Proc. TVM Deep* 1244
Learn Compiler Conf. 2018, pp. 1–4. Learn. Compiler Conf., 2018, pp. 1–4.
L. Ragan-Kelley. C., Barnes. A., Adams. S., Paris. F. Durand. and 1246
- 13681001 136 (146 -1470). The trans[f](https://devblogs.nvidia.com/cublas-strided-batched-matrix-multiply/)er interest interest into the second of t [48] J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand, and S. Amarasinghe, "Halide: A language and compiler for opti- 1247 mizing parallelism, locality, and recomputation in image proc- 1248 essing pipelines," ACM Sigplan Notices, vol. 48, no. 6, pp. 519–530, 1249 2013. 1250
	- [49] Z. Xianyi, W. Qian, and Z. Chothia, "Openblas," 2012. [Online]. 1251 Available: http://xianyi. github. io/OpenBLAS
	- [50] Wikipedia, "Honor of Kings Wikipedia, the free encyclopedia," 1253 2021, Aug. 31, 2021. [Online]. Available: [http://en.wikipedia.org/](http://en.wikipedia.org/w/index.php?title=Honor%20of%20Kings&oldid=1040445127) 1254
	- w/index.php?title=Honor%20of%20Kings&oldid=[1040445127](http://en.wikipedia.org/w/index.php?title=Honor%20of%20Kings&oldid=1040445127) 1255
V. G. Reddy, "Neon technology introduction," ARM Corporation, 1256 [51] V. G. Reddy, "Neon technology introduction," ARM Corporation, vol. 4, no. 1, 2008. 1257
	- [52] X. Zhang, "OpenBLAS library," [Online]. Available: [https://](https://github.com/xianyi/OpenBLAS) 1258 github.com/xianyi/OpenBLAS
T. Gruber. I. Eitzinger. G. Hager. and G. Wellein. "likwid 5: Light- 1260
	- [53] T. Gruber, J. Eitzinger, G. Hager, and G. Wellein, "likwid 5: Lightweight performance tools," in Proc. SC19 Conf., 2019. 1261
	- [54] F. N. Iandola, M. W. Moskewicz, S. Karayev, R. B. Girshick, 1262 T. Darrell, and K. Keutzer, "DenseNet: Implementing efficient 1263 convnet descriptor pyramids," 2014, arXiv:1404.1869. 1264
	- [55] F. N. Iandola, S. Han, M. W. Moskewicz, K. Ashraf, W. J. Dally, and 1265 K. Keutzer, "Squeezenet: Alexnet-level accuracy with 50x fewer 1266 parameters and <0.5mb model size," 2016, arXiv:1602.07360. 1267
	- [56] J. Gubbi, R. Buyya, S. Marusic, and M. Palaniswami, "Internet of 1268 things (IoT): A vision, architectural elements, and future directions," 1269 Future Gener. Comput. Syst., vol. 29, no. 7, pp. 1645–1660, 2013. 1270
	- [57] M. A. Khan and K. Salah, "IoT security: Review, blockchain solu- 1271 tions, and open challenges," Future Gener. Comput. Syst., vol. 82, 1272 pp. 395–411, 2018. 1273
	- [58] T. Chen et al., "Learning to optimize tensor programs," 2018, 1274 arXiv:1805.08166. 1275
	- [59] T. M. Smith, R. Van De Geijn, M. Smelyanskiy, J. R. Hammond, 1276 and F. G. Van Zee, "Anatomy of high-performance many- 1277 threaded matrix multiplication," in Proc. IEEE 28th Int. Parallel 1278
	- Distrib. Process. Symp., 2014, pp. 1049–1059.
D. Brash, "Armv8-a architecture evolution," [Online]. Available: 1280 [60] D. Brash, "Armv8-a architecture evolution," [Online]. Available: 1280 [https://community.arm.com/arm-community-blogs/b/](https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/armv8-a-architecture-evolution) 1281 [architectures-and-processors-blog/posts/armv8-a-architecture-](https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/armv8-a-architecture-evolution) 1282 [evolution](https://community.arm.com/arm-community-blogs/b/architectures-and-processors-blog/posts/armv8-a-architecture-evolution) and the set of the set o

1284 **Jintao Meng** received the BS and MS degrees in
1285 **Computer science from Central China Normal Uni-**1285 computer science from Central China Normal Uni-
1286 computer science from Central China Normal Uni-1286 versity, Wuhan, in 2005 and 2008, respectively, 1287 1287 and the PhD degree in computer architecture from
1288 the Institute of Computing Technology, Chinese 1288 **the Institute of Computing Technology, Chinese**
1289 **Academy of Sciences, Beijing in 2016. He is cur-**1289 Academy of Sciences, Beijing, in 2016. He is cur-
1290 **Academy of Sciences**, Beijing, in 2016. He is cur-1290 rently an associate researcher with the Shenzhen
1291 **1291 rentles of Advanced Technology**, Chinese Acad-1291 Institutes of Advanced Technology, Chinese Acad-
1292 **Institutes of Sciences. His research interests include** 1292 emy of Sciences. His research interests include

high-performance computing bioinformatics and 1293 **1293** high-performance computing, bioinformatics, and
1294 **high-performance computing** graph computing.

1295 Chen Zhuang received the BS degree in Internet 1296 of Things engineering from the Guangdong Univer-
1297 sity of Technology. Guangzhou. China. in 2019. He sity of Technology, Guangzhou, China, in 2019. He 1298 is currently working toward the MS degree in com-
1299 **is currently working toward the MS degree in com-**
1299 **is currently working toward the Shenzhen Institutes of** 1299 puter technology with the Shenzhen Institutes of 1300 Advanced Technology. Chinese Academy of Sci-1300 Advanced Technology, Chinese Academy of Sci-
1301 ences. His research focuses on high-performance 1301 ences. His research focuses on high-performance
1302 computing with a focus on the acceleration of the 1302 computing, with a focus on the acceleration of the narallel AI systems. parallel AI systems.

The anti-order and the strengthenial control in 1304 **Peng Chen** received the BE degree in navigation 1305 from Dalian Maritime University, China, in 2005, 1306 the ME degree in traffic information engineering
1307 and control from Shanghai Maritime University and control from Shanghai Maritime University, 1308 China, in 2007, and the PhD degree from the
1309 Tokyo Institute of Technology, Japan, in 2020. 1309 Tokyo Institute of Technology, Japan, in 2020.

The is currently a researcher with the National 1310 He is currently a researcher with the National
1311 Institute of Advanced Industrial Science and Institute of Advanced Industrial Science and 1312 Technology. He is also a visiting scientist with the RIKEN Center for Computational Science. Japan. 1313 **RIKEN Center for Computational Science, Japan.**
1314 **RIS research interests include parallel computing** 1314 His research interests include parallel computing,
1315 himage processing, and machine learning. image processing, and machine learning.

1316 Mohamed Wahib received the PhD degree in
1317 Mohamed Wahib received the PhD degree in 1317 computer science from Hokkaido University,
1318 **Japan in 2012. He is currently a senior scientist** 1318 Japan, in 2012. He is currently a senior scientist

1319 With AIST/TokyoTech Open Innovation Labora-1319 with AIST/TokyoTech Open Innovation Labora-
1320 view Tokyo, Japan. Prior to that, he was a 1320 tory, Tokyo, Japan. Prior to that, he was a
1321 **tory, Tokyo, Japan. Prior to that, he was a**
researcher with the RIKEN Center for Computa-1321 **researcher with the RIKEN Center for Computa-**
1322 **filonal Science.** Prior to his graduate studies, he 1322 tional Science. Prior to his graduate studies, he
1323 was a researcher with Texas Instruments (TI) was a researcher with Texas Instruments (TI)
1324 Was a researcher with Texas Instruments (TI) 1324 R&D Labs, Dallas, TX, USA, for four years. His
1325 research interests include the central topic of per-1325 **1325 research interests include the central topic of per-**
1326 **formance-centric software development in the**

1326 **formance-centric software development in the**
1327 **context of HPC.** He is actively working on several projects, including the context of HPC. He is actively working on several projects, including the 1328 high-level frameworks for programming traditional scientific applications,
1329 and also high-performance AI and data analytics. and also high-performance AI and data analytics.

Bertil Schmidt (Senior Member, IEEE) is currently
1331 a tenured full professor and the chair of parallel and **a tenured full professor and the chair of parallel and 1332 a tenured full professor and the chair of parallel and 1332** distributed architectures with the University of Mainz, 1333 Germany. Prior to that, he was a faculty member 1334 With Nanyang Technological University, Singapore, **and with the University of New South Wales. His research group has designed a variety of algorithms and tools for bioinformatics, mainly focusing on the analysis of large-scale sequence and short read** 1339 datasets, and data mining. For his research work, he **was the recipient of CUDA Research Center Award,**

1341 CUDA Academic Partnership Award, CUDA Professor Partnership Award,
1343 and Best Paper Award at IEEE ASAP 2009 and IEEE ASAP 2015. and Best Paper Award at IEEE ASAP 2009 and IEEE ASAP 2015.

1344 **Xiao Wang** received the PhD degree in electrical and computer engineer-
1345 **Ing from Purdue University in 2017** under the supervision of professor ing from Purdue University in 2017, under the supervision of professor 1346 Charles Bouman and Samuel Midkiff. He is currently a research staff with 1347 Oak Ridge National Laboratory. From 2017 to 2021, he was a postdoc 1348 research fellow with Harvard Medical School, working on medical imaging research. His research interests include applying machine learning, medi-1350 cal physics, image processing and high performance computing to all kinds of imaging problems, such as computed tomographic (CT) reconstruction 1352 and positron emission tomography (PET) and electron ptychography. 1353

Haidong Lan received the BS and PhD degrees in 1354 computer science from Shandong University, Jinan, 1355 China, in 2013 and 2018, respectively. He is cur- 1356 rently an senior engineer with Tencent AI Platform 1357 Department. His research interests include high- 1358 performance computing, especially in the areas of 1359 bioinformatics and deep learning.

1361

Dou Wu received the BS degree in computer 1362 science and technology from Jilin University, 1363 Changchun, China, in 2020. He is currently work- 1364 ing toward the MS degree in electronic science 1365 and technology with the Southern University of 1366
Science and joint training with the Shenzhen Insti-1367 Science and joint training with the Shenzhen Institutes of Advanced Technology, Chinese Academy 1368 of Sciences. His research interests include high- 1369 performance computing and deep learning. 1370

1371

Minwen Deng received the BS degree in com- 1372 puter science from Sun Yat-sen University in 1373 2006 and the MS degree in computer science 1374 from the Institute of Computing Technology, Chi- 1375 nese Academy of Sciences in 2009. From 2009 1376 to 2010, he was an engineer with Alibaba Cloud. 1377 Since 2010, he has been a senior engineer and 1378 principal investigator with Tencent, leading the 1379 work on AI infrastructure construction. work on AI infrastructure construction.

1381

Yanjie Wei received the BS degree in applied 1382 physics from Sichuan University in 2004 and the 1383 PhD degree in computational biophysics from 1384 Michigan Technological University in 2007. He is 1385 currently a researcher with the Shenzhen Insti-1386 currently a researcher with the Shenzhen Institutes of Advanced Technology, Chinese Acad- 1387 emy of Sciences. His research interests include 1388 computational biology and bioinformatics, focus- 1389 ing on protein folding and structure prediction, 1390 and gene sequence analysis. 1391

Shengzhong Feng received the bachelor's degree 1392 from the University of Science and Technology of 1393 China in 1991 and the PhD degree from the Beijing 1394 Institute of Technology in 1997. He is currently 1395 the director of National Supercomputing Center, 1396 Shenzhen. Before joining SIAT in 2009, he was an 1397 associate professor with the Institute of Computing 1398 Technology, Chinese Academy of Sciences and a 1399 visiting professor with the University of Toronto. He 1400 has authored or coauthored more than 60 research 1401 papers which are indexed by SCI/EI, and applied 1402

more than 20 patents in resent five years. His research interests include 1403 high-performance computing, cloud computing, and bioinformatics. He is a 1404 member of the general expert group on the National Key Research and 1405 Development Program of HPC, committee of the high-performance com- 1406 puting of China Computer Federation. He is the technology leader, is 1407 responsible for the establishment of the National Supercomputing Center, 1408 Shenzhen. He also participated in the development of Dawning series 1409 supercomputer and as the principle investigator of many national level proj- 1410 ects, such as 863 program, NSFC projects, knowledge innovation project 1411
of the Chinese Academy of Sciences. He was the recipient of many awards. 1412 of the Chinese Academy of Sciences. He was the recipient of many awards, 1412 such as the Hundred-Talent Program from Chinese Academy of Sciences, 1413 Outstanding Science and Technology Progress Award from Chinese Acad- 1414 emy of Sciences, and second prize of the National Science and Technology 1415 Progress Award. 1416

 \triangleright For more information on this or any other computing topic, 1417 please visit our Digital Library at www.computer.org/csdl. 1418