Queries to the Author

Author: Please check and confirm whether the name of corresponding author in the first footnote is correct as set.

When you submit your corrections, please either annotate the IEEE Proof PDF or send a list of corrections. Do not send new source files as we do not reconvert them at this production stage.

Authors: Carefully check the page proofs (and coordinate with all authors); additional changes or updates WILL NOT be accepted after the article is published online/print in its final form. Please check author names and affiliations, funding, as well as the overall article for any errors prior to sending in your author proof corrections. Your article has been peer reviewed, accepted as final, and sent in to IEEE. No text changes have been made to the main part of the article as dictated by the editorial level of service for your publication.

Per IEEE policy, one complimentary proof will be sent to only the Corresponding Author. The Corresponding Author is responsible for uploading one set of corrected proofs to the IEEE Author Gateway

- Q1. Please confirm or add details for any funding or financial support for the research of this article.
- Q2. Please provide ORCID for corresponding author "Mohamed Wahib".
- Q3. Please provide page range for Refs. [4], [51], and [53].
- Q4. Please provide complete bibliographic details for Refs. [13].
- Q5. Please provide the last accessed date for Refs. [17]–[20].
- Q6. Please provide the publication year for Ref. [60].

Automatic Generation of High-Performance Convolution Kernels on ARM CPUs for Deep Learning

Jintao Meng[®], Chen Zhuang, Peng Chen[®], Mohamed Wahib, Bertil Schmidt, *Senior Member, IEEE*, Xiao Wang, Haidong Lan, Dou Wu, Minwen Deng, Yanjie Wei, and Shengzhong Feng

Abstract—We present FastConv, a template-based code auto-generation open-source library that can automatically generate high-6 performance deep learning convolution kernels of arbitrary matrices/tensors shapes. FastConv is based on the Winograd algorithm, which is Q1 7 reportedly the highest performing algorithm for the time-consuming layers of convolutional neural networks. ARM CPUs cover a wide range of 8 designs and specifications, from embedded devices to HPC-grade CPUs. The leads to the dilemma of how to consistently optimize Winograd-9 10 based convolution solvers for convolution layers of different shapes. FastConv addresses this problem by using templates to auto-generate multiple shapes of tuned kernels variants suitable for skinny tall matrices. As a performance portable library, FastConv transparently searches Q21 for the best combination of kernel shapes, cache tiles, scheduling of loop orders, packing strategies, access patterns, and online/offline 12 computations. Auto-tuning is used to search the parameter configuration space for the best performance for a given target architecture and 13 14 problem size. Results show 1.02x to 1.40x, 1.14x to 2.17x, and 1.22x and 2.48x speedup is achieved over NNPACK, ARM NN, and FeatherCNN on Kunpeng 920. Furthermore, performance portability experiments with various convolution shapes show that FastConv 15 achieves 1.2x to 1.7x speedup and 2x to 22x speedup over NNPACK and ARM NN inference engine using Winograd on Kunpeng 920. CPU 16 performance portability evaluation on VGG-16 show an average speedup over NNPACK of 1.42x, 1.21x, 1.26x, 1.37x, 2.26x, and 11.02x on 17 18 Kunpeng 920, Snapdragon 835, 855, 888, Apple M1, and AWS Graviton2, respectively.

19 Index Terms—AI, convolution, deep learning

4

5

- Jintao Meng, Chen Zhuang, Dou Wu, and Yanjie Wei are with the Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences, Shenzhen, Guangdong 518055, China. E-mail: {jt.meng, chen.zhuanng, dou.wu, yj.wei}@siat.ac.cn.
- Peng Chen and Mohamed Wahib are with the National Institute of Advanced Industrial Science and Technology (AIST), Tokyo 100-8921, Japan, and also with the RIKEN Center for Computational Science (R-CCS), Kobe, Hyogo 650-0047, Japan. E-mail: {chin.hou, mohamed.attia}@aist.go.jp.
- Bertil Schmidt is with the Institute of Computer Science, Johannes Gutenberg University Mainz, 55122 Mainz, Germany. E-mail: bertil.schmidt@uni-mainz.de.
- Xiao Wang is with Oak Ridge National Laboratory, Oak Ridge, TN 37830 USA. E-mail: xiaowangatpurdue@gmail.com.
- Haidong Lan and Minwen Deng are with Tencent AI Lab, Shenzhen, Guangdong 518000, China.
- E-mail: turbo0628@163.com, danierdeng@tencent.com.
- Shengzhong Feng is with National Supercomputer Center in Shenzhen, Shenzhen, Guangdong 510330, China. E-mail: sz.feng@siat.ac.cn.

Manuscript received 2 Sept. 2021; revised 30 Dec. 2021; accepted 11 Jan. 2022. Date of publication 0 . 0000; date of current version 0 . 0000.

This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB0204403, in part by Strategic Priority CAS Project under Grant XDB38050100, in part by the National Science Foundation of China under Grant U1813203, in part by Shenzhen Basic Research Fund under Grants RCYX2020071411473419, KQTD20200820113106007, and JSGG20190220164202211, in part by CAS Key Lab under Grant 2011DP173015, in part by JST, PRESTO under Grant JPMJPR20MA, in part by JSPS KAKENHI under Grant JP21K17750, in part by AIST Emerging Research, Japan under Grant AAZ2029701B, and in part by AIST Emerging authored by UT-Battelle, LLC under Contract No. DE-AC05-00OR22725 with the U.S. Department of Energy.

(Corresponding authors: Peng Chen and Mohamed Wahib.) Recommended for acceptance by A. J. Peña, M. Si and J. Zhai. Digital Object Identifier no. 10.1109/TPDS.2022.3146257

1 INTRODUCTION

DEEP learning (DL) inference is becoming a common work- 21 load on edge devices, such as smartphones, and in data 22 centers [1]. Thus, real-time, and often on-device, DL inference 23 is becoming increasingly important. Convolution layers are 24 the main computational bottleneck for the inference computa- 25 tion of Convolutional Neural Networks (CNNs). Table 1 26 shows that convolution layers are on average responsible for 27 95% of the compute load for a list of widely used CNNs. 28

Three algorithms, namely direct convolution [7], GEMM- 29 based [8], and Winograd [9], [10], are commonly used in pro- 30 duction libraries to compute the operations of convolution 31 layers. Among them, Winograd has recently attracted the 32 majority of use and research attention (e.g., [9], [11], [11], [12], 33 [13], [14], [15]) since it can perform unstrided convolution with 34 the least amount of arithmetic operations [16]. More specifi- 35 cally, in comparison to the two other algorithms, the Winograd 36 algorithm can reduce the number of arithmetic operations by 37 up to a factor of 5.04x [9]. Consequently, Winograd convolu- 38 tion has became widely used and is supported by modern DL 39 libraries such as ARM[®] Compute Library [17], NNPACK [18], 40 Nvidia[®] cuDNN [19], and Intel[®] oneDNN [20]. However, 41 although Winograd can offer significant speedups over other 42 convolution algorithms [14], it remains a challenge to effi- 43 ciently implement Winograd convolution on a large variety of 44 ARM devices with different specifications. For instance, 45 NNPACK when used as a backend in PyTorch delivers only 46 $6\% \sim 35\%$ of the single core peak performance on convolution 47 layers of VGG-16 (depending on the utilized ARM processor). 48 This instability in performance is also, overall, far below the 49

TABLE 1 Computational Footprint of Various Layer Types Measured in Terms of MFlops for Six CNN Architectures

| Network | Convolu | tion layer | FC | Pool | Others |
|------------------|---------|------------|-----|------|--------|
| | Wino | General | | | |
| VGG-16 [2] | 29,271 | 0 | 236 | 6 | 13 |
| GoogLeNet [3] | 1,836 | 1,180 | 2 | 12 | 166 |
| ResNet-50 [4] | 3,528 | 3,827 | 4 | 2 | 407 |
| MobileNet–V1 [5] | 0 | 1,088 | 0 | 0 | 73 |
| Inception–V3 [6] | 4,684 | 6,209 | 2 | 25 | 27 |
| Inception–V4 [4] | 7,459 | 15,911 | 2 | 45 | 46 |

Here Wino, General, FC, Pool, and Other denotes Winograd convolution, general convolution, fully-connected, pooling, and other types of layers, respectively.

⁵⁰ desired efficiency. Furthermore, using multiple cores for con-⁵¹ volution layers of VGG–16 results only in a speedup between ⁵² $2 \times$ and $4 \times$ when scaling the number of cores from 1 to 64 (i.e.

53 3% to 6% parallel efficiency).

The diversity in the design of ARM-based processors 54 presents a challenge for performance portable and effective 55 optimizations. ARM CPUs have been widely used in mobile 56 phones, embedded devices, consumer PCs, data center serv-57 58 ers, and supercomputers. Thus, current ARM architectures 59 feature significantly different configurations with respect to compute units, caches, and memory hierarchies. Clock fre-60 quencies can vary from 100MHz to 3GHz and available mem-61 ory bandwidth can range from 10GB/s to 1.6TB/s. For the 62 cache hierarchy, [21], there is a complex and diverse configu-63 ration at each level of cache (as shown in Table 4). Moreover, 64 cache sizes can vary between cores at the same level on one 65 ARM CPU (know as ARM Big.Little [22], and DynamIQ [23]). 66 Additionally, FMA units, ROB sizes, pipelines, cache place-67 ment policies, type of scheduler, and interconnections are all 68 redesign-able for SoC vendors [24]. As a consequence, there 69 70 are currently thousands of ARM SoCs with different configurations available in the market. To demonstrate their diver-71 sity, we compare six processors in Fig. 1: their AI (Arithmetic 72 Intensity) [25], [26] ranges between 1.55 and 14 Flops/Bytes. 73 74 This variability in AI leads to different bounds for the same code running on different ARM CPUs, which poses a chal-75 76 lenge to performance-portable optimization. More specifically, the AI of convolution operations is determined by its 77 input shapes with a corresponding value ranging anything 78 79 between 0.747 to 21.63 Flops/Bytes (in Table 5). Thus, both hardware diversity and varying computation pattern are the 80 two challenges for Winograd optimization in DL that moti-81 vates the work in this paper. It is important to note that hand-82 coding optimizations for different ARM CPUs lead to convo-83 luted codebases with heavy code branching and unsustain-84 able technical debt. Previous work has so far mainly focused 85 on fixed AI with constant architecture specification on CPUs 86 or GPUs [7], [15]. This is the first work that considers the por-87 tability of Winograd optimizations w.r.t. both changing com-88 putation patterns and hardware diversity. 89

The concrete challenges of developing a transparent and 90 performance portable Winograd convolution library for 91 ARM CPUs to use in DL inference include: a) diversity of 92 target architectures (in terms of memory hierarchies and 93 compute capabilities), and b) the skinny tall and long rect-94 angular matrices/tensors generated by CNNs [27] for which 95 existing BLAS libraries are not optimized for. Hand-tuning 96 libraries for each target specification is a futile task. 97



Fig. 1. Roofline analysis [25], [26] of the machine balance of six mainstream Arm CPUs used in mobile phones, desktops, and data centers. 835, 855, and 888 are short name for Snapdragon 835, 855, and 888 respectively. M1, 920 and AWS denote Apple M1, Kunpeng 920, AWS Graviton 2. The input shape of convolution also affects the Arithmetic intensity (AI) of Winograd algorithm. We plot the AI of four typical layers from VGG-16 with green dotted lines to demonstrate this variation.

This paper addresses these challenges by making the fol- 98 lowing contributions: 99

- 1) The Winograd algorithm consists of three stages: 100 transforming the input to the Winograd domain, 101 computing multiple tensor multiplication operations 102 to perform convolution in the Winograd domain, and 103 finally transforming the results from the Winograd 104 domain. Since the repeated tensor multiplication 105 operations are the bottleneck of Winograd, we devel-106 oped a highly tuned code auto-generator based on C 107 ++ templates (named TensorGEMM), it generates 108 code optimized for computing tensor multiplications 109 of arbitrary shapes (especially for skinny tall and long 110 rectangular tensors). The auto-generated kernels also 111 minimize the data movement in the reshaping phase 112 and are optimized for efficient register and cache 113 blocking for the considered target ARM CPU. 114
- 2) We designed a transparent library (FastConv) for 115 Winograd convolutions on ARM CPUs. The library 116 internally generates the highest performing code vari- 117 ant for the considered target CPU. The code variants, 118 optimized for different targets, cover a wide range, 119 and combinations, of optimizations: tuning the data 120 layout for unit-strided access patterns, loop reorder- 121 ing, packing strategies for data blocks to interleave 122 indexing and packing the layout back to enable Ten- 123 sorGEMM tuning, register blocking, and cache block-124 ing. We use an empirical auto-tuning strategy to 125 search all parameter configurations for the best perfor-126 mance for a given hardware specification and convolu-127 tion problem size. 128

3) To demonstrate the effectiveness of FastConv, we 129 use a a variety of ARM processors ranging from 130 embedded/mobile to server grade CPUs and compare 131 the performance to two state-of-the-art libraries for 132 inference: ARM NN inference engine [28] and 133 NNPACK [18]. Our portability test with various con-134 volution shapes shows that FastConv achieves 1.2x to 135 1.7x speedup and 2x to 22x speedup over NNPACK 136 and ARM NN inference engine using Winograd on 137 Kunpeng 920 with all 8 cores. Device portability evaluations on the VGG–16 model show an average 139 speedup over NNPACK of 1.42x, 1.21x, 1.26x, 1.37x, 140

 141
 2.26x, and 11.02x on Kunpeng 920, Snapdragon 835,

 142
 855, 888, Apple M1, and AWS Graviton2, respectively.

 4) FastConv is open source and publicly available at https://github.com/Mengjintao/FastConv.

The rest of this paper is organized as follows: In Section 2,
we present the background and related work. Section 3 elaborates on our implementation for FastConv library. Section 4
shows the evaluated result. Finally, Section 5 concludes.

149 2 BACKGROUND

This section first introduces the convolution operator andthen elaborates on related work.

152 2.1 Convolution

A convolutional layer maps an input tensor *D* in the order 153 of [batch, input channel, height, width] (or "NCHW") and 154 a filter tensor G in the order output channel, input chan-155 nel, height, width] (or "KCRS"), to an output tensor S of 156 157 shape [batch, output channel, height, width] (or "NKEF"). Images are processed individually during inference when 158 159 data-parallel batch processing is infeasible. Consequently, we set N = 1 for better readability, without sacrificing gen-160 erality; the analysis holds when adjusting for N > 1 to add 161 an extra dimension of coarse-grained data parallelism. The 162 convolution layer computes the output tensor S by accumu-163 lating the input tensor along the input channels dimension C 164 to reduce $K \times C$ finite-impulse-responses to exactly K out-165 put channels: 166

$$S_{k,x,y} = \sum_{c=0}^{C-1} \sum_{u=0}^{R-1} \sum_{v=0}^{S-1} D_{c,x+u,y+v} \cdot G_{k,c,u,v}$$
(1)

168

178

169 Where $0 \le k < K$, $0 \le c < C$, $0 \le x < H - R + 1$, $0 \le y < W - S + 1$.

171 When using a non-unit stride, the sums over x and y are 172 incremented with step size stride > 1. The naïve evaluation 173 of Equation (1) results in $\Theta((K \times C) \cdot (H \times W) \cdot (R \times S))$ 174 operations. When $R \times S$ is 3×3 , general convolution can be 175 viewed as Winograd convolutions. The 2-dimensional Wino-176 grad formula can be written as:

$$S = A^{T} \left(\left[GgG^{T} \right] \odot \left[B^{T} dB \right] \right) A = A^{T} \left(U \odot V \right) A$$
⁽²⁾

With Equation 2, the actual computation of a Winograd convolution, illustrated in Fig. 2 using $F(2 \times 2, 3 \times 3)$ as an example, can be partitioned into four stages:

(I) Filter transformation: $U = GgG^T$

- 183 (II) Input transformation: $V = B^T dB$
- 184 (III) Tensor Multiplication: $M = U \odot V$
- 185 (IV) Output transformation: $S = A^T M A$

Here B, G, A are constant matrices with fixed values 186 defined in [9], g is a $R \times S$ matrix embedding the filter 187 entries, and *d* is a 4×4 (for $F(2 \times 2, 3 \times 3)$ schema) or 8×8 188 (for $F(6 \times 6, 3 \times 3)$ schema) sliding window tile extracted 189 from the input images. $F(2 \times 2, 3 \times 3)$ requires $4 \times 4 = 16$ 190 multiplications, whereas the standard algorithm requires $2 \times$ 191 $2 \times 3 \times 3 = 36$. Thus the number of arithmetic operations are 192 reduced by a factor of 2.25x with $F(2 \times 2, 3 \times 3)$ or similarly 193 5.04x with $F(6 \times 6, 3 \times 3)$, in comparison to general convolu-194 tion in Equation 1 [9]. 195



Fig. 2. An example of 2D convolution by Winograd algorithm $F(2 \times 2, 3 \times 3)$. The Winograd algorithm consists of a pipeline of filter transformation, input transformation, tensor multiplication, and output transformation.

2.2 Arm and Arm Neon Intrinsics

We briefly introduce the Arm and Arm Neon intrinsics 197 (more details on Arm Neon can be found in the Arm Neon 198 user guide [29]). Arm is a family of reduced instruction set 199 computing (RISC) architectures for computer processors. 200 Arm Ltd. develops the architecture and licenses it to other 201 companies, who in turn design their products that imple-202 ment one of those architectures, including systems-on-chips 203 (SoC) and systems-on-modules (SoM) used in both mobile 204 devices and servers. Arm Neon is an advanced single 205 instruction multiple data (SIMD) architecture extension 206 included in all Armv8 devices [30], [31], it supports 128-bit 207 vectors, and can execute 128 bits or 4×32 -bit floating-point 208 operations at a time. 209

210

2.3 Related Work

Convolution algorithms have been researched widely in the 211 past years. Direct convolution[7], [32] and GEMM-based convo- 212 *lution* [8], [33] are two major algorithms used in the calcula- 213 tion of Equation (1). Direct convolution is implemented by 214 Intel[®] oneDNN for X86 CPU[7] and NCNN for Arm CPU 215 [32]. oneDNN achieves $60\% \sim 80\%$ of theoretical peak per- 216 formance with offline data layout pre-packing, whereas 217 NCNN avoids that offline routine and keeps the original ten- 218 sor layout in favor of its framework flexibility, but at the cost 219 of the lower percentage of peak performance (30%). GEMM- 220 based convolution [8], [33] rearranges the input images of 221 shape "NCHW" into "N · CRS · EF" in a step known as 222 GEMM-based convolution, and then invokes N times a 223 GEMM routine to calculate the output image of "NKEF". 224 The open source implementation of GEMM-based convolu- 225 tion for Arm architecture is provided by NNPACK [18] and 226 used by PyTorch [34]. 227

Winograd convolution [9] is implemented by oneDNN, 228 cuDNN, and NNPACK using batched GEMM [35], [36], 229 [37], [38]. NNPACK [18], Arm NN inference engine [28], 230 and FeatherCNN [10] are three public available libraries 231 with Winograd implementations optimized for Arm CPUs. 232 NNPACK and Arm NN inference engine follows Lavin 233 *et al.* [9] approaches using Winograd $F(6 \times 6, 3 \times 3)$ and 234 $F(4 \times 4, 3 \times 3)$ repectively, while FeatherCNN adopts a 235 novel TensorGEMM reformulated Winograd algorithm of 236 both $F(6 \times 6, 3 \times 3)$ and $F(2 \times 2, 3 \times 3)$. 237

Code Automation is a useful technique for performance opti- 238 mization. The just-in-time compilation (JIT) and automatic 239 code generation are becoming increasingly used in the devel- 240 opment of next-generation high-performance convolution 241

kernels used in back-end libraries [39], [40], [41]. An effective 242 JIT approach is used by LIBXSMM [39] to map assembly 243 instructions to opcodes in order to avoid invoking the com-244 piler. LIBXSMM can handle problem dimensions that are nor-245 mally not available and targets high-performance execution 246 of small GEMMs with $M \times N \times K < 80^3$ on Intel x86. The 247 shape and number of LIBXSMM's kernels are determined at 248 compilation time and are thus not suitable for the diversity of 249 abnormal matrix shapes generated by DL models. 250

TVM [40] is an end-to-end compilation and optimization 251 stack for the deployment of DL workloads. TVM is designed 252 to deal with a large number of hardware configurations and 253 problem shapes generated by DL. However, TVM underper-254 forms on fine-grained kernels for specific hardware tar-255 gets [42], [43], [44], [45]. TVM's fine-grained kernels are 256 257 comprised of three parts: one is generated by the compilers [46], [47], the second is generated by Halide [48], and the third 258 259 part comes from other libraries, e.g., LIBXSMM [39] and Open-BLAS [49]. Without manual expert tuning and highly efficient 260 261 auto-generation of the fine-grained kernels and fine-grained scheduling, TVM's high performance cannot be achieved. 262

263 **2.4 Novelty**

FeatherCNN [10] optimized a CNN inference framework on 264 Arm CPUs, with an emphasis on providing thirteen types of 265 CNN layers, e.g., convolution, pooling. The GEMM-based 266 convolution and Winograd algorithms were manually opti-267 mized for accelerating the convolution operations in Feath-268 erCNN. It is worth mentioning that FeatherCNN is used in 269 production by Tencent's <<Honor of Kings>> game [50] as 270 the inference engine. FeatherCNN didn't employ an auto-271 mated approach for the skinny tall matrices in GEMM opera-272 tions, it followed the same approach as Arm NN inference 273 engine [28] and NNPACK [18]: hand-tuned implementa-274 tions. Additionally, FeatherCNN is not performance portable 275 to a wide range of Arm CPUs. More specifically, the manual 276 optimization of FeatherCNN makes it incapable of pushing 277 the performance limits for convolution computations on var-278 279 iants of Arm architectures having different specifications.

280 To address the performance portability and transparency issues with FeatherCNN (and also NNPACK [18] and Arm 281 NN inference engine [28]), in this work we propose a code 282 auto-generation framework built on C++ templates for por-283 table and transparent high-performance DL inference. We 284 auto-generate convolution kernels using a configurable 285 Winograd algorithm to reduce the memory traffic and 286 improve the data locality, e.g., cache/register blocking, for a 287 specific Arm target. The automated convoluted kernels con-288 sistently outperform state-of-the-art libraries (e.g., Arm NN 289 inference engine [28] and NNPACK [18]) on a wide range of 290 Arm CPUs. The results are shown in Section 4. 291

²⁹² 3 FASTCONV: A LIBRARY FOR AUTO-GENERATING ²⁹³ WINOGRAD CONVOLUTION KERNELS

In this section, our four-fold optimization for Winograd convolutions is illustrated in Fig. 3. First, in Section 3.1 we propose the formulation of the improved Winograd algorithm that we use with our C++ templates auto-generator (TensorGEMM) to avoid the interleaved data packing overhead [9]. Second, in Section 3.2 we elaborate on how the



Fig. 3. A step-by-step flow chart of our Winograd optimizations in FastConv.

four steps of tile transformation, parameterized cache block- 300 ing, register blocking, and loop reordering are applied in 301 our Winograd formulation. Third, Section 3.3 discusses the 302 computational intensity analysis, inner-kernel shape selec- 303 tion, and template-based auto-generation of a series of 304 highly efficient fine-grained kernels. Fourth, in Section 3.4 305 we discuss an auto-tuning scheme that provides the composability of cache-aware blocking sizes and dozens of kernels with different shapes to deliver the highest performance 308 by searching the parameter space for optimal configurations. 309 Finally, we briefly discuss our library's user interface and implementation. 311

3.1 Improved Winograd Formulation With TensorGEMM

As shown in Fig. 2, the Winograd algorithm [9] contains 314 three memory-intensive transformation stages and one 315 compute-intensive matrix multiplication stage. The *input* 316 *transformation* stage results in *V* iterations over output chan-317 nels *K* while the *filter transformation* generating the filtered 318 input *U* is independent of the image tiles, and can be calcu-319 lated offline. The output transformation reshapes the result 320 tensor, *M*, and accumulates the final results in the output *S*. 321 The *tensor multiplication* stage is the bottleneck of the Wino-322 grad algorithm [15].

In the third stage, i.e., *tensor multiplication*, let $M_{k,d} = 324$ $\sum_{c=0}^{C-1} U_{k,c} \odot V_{c,d}$ be the aggregate tensor multiplications along the input color channels, then $M_{k,d}^i = (U^i \circ V^i)_{k,d}$ denotes the *i*th entry of a Winograd tile where $0 \le i < \theta$ and \circ is a matrix product. Note that $F(t \times t, r \times r)$ produces tiles with $\theta = (t + r - 1)^2$ elements resulting in $\theta = 16$ entries in case of $F(2 \times 2, 3 \times 3)$. The coordinate representa-330 tion $M_{k,d}^i$ can be reinterpreted as plain matrix multiplication over a batch of θ factors U^i and V^i :

$$M_{k,d}^{i} = \sum_{c=0}^{C-1} U_{k,c}^{i} \cdot V_{c,d}^{i} \quad \forall i, k, d.$$
(3)

334

312

313

Where $0 \le k < K$, $0 \le d < H' \times W'$ and $0 \le i < \theta$. We 335 identify the Winograd index $0 \le i < \theta$ with *L* lanes in vector 336 registers (shown in Fig. 4), where $\theta = 16$ in the case of $F(2 \times 337$ $2, 3 \times 3)$. Since current Arm architectures feature 128 bit vector registers storing L = 4 single precision floating-point values, we need p = 4 no-warm-up passes to compute a total of 340 $\theta = 16$ independent contributions for $F(2 \times 2, 3 \times 3)$. The 341 remaining loops over the output channel index *k*, the spatial 342



Fig. 4. Upper left: 2-dimensional illustration of Equation 3, where each element is a vector of length 16. Bottom right: a corresponding 3-dimensional illustration of $F(2 \times 2, 3 \times 3)$.

coordinates d_r and the pass identifier p are parallelized via multi-threading.

We reformulate the transformations as $C = A^T (A^T B^T)^T =$ $A^T B A$ to exploit fast transposition in registers (for matrices stored in row-major order). In case of Winograd convolution, Equation 2 can be rewritten to account for the equality $(U \odot$ $V)^T = U^T \odot V^T$ to be:

$$S = A^T (U \odot V) A = A^T (A^T (U^T \odot V^T))^T,$$
(4)

According to Equation (4), we can finally reformulate four stages of the Winograd algorithm to use our TensorGEMM library for arbitrarily shaped tensor multiplication (more details on TensorGEMM in Section 3.3):

Input Transform: $V^T = B^T (B^T d)^T$ (5)

Filter Transform: $U^T = G(Gg)^T$ (6)

TensorGEMM: $(M^T)^p = (V^T)^p \times (U^T)^p, 0 \le p < \frac{\theta}{\tau}$

351

357

358 360

361

363

364

366

367

Output Transform:
$$S = A^T (A^T M^T)^T$$
. (8)

(7)

Our Winograd algorithm that supports arbitrary dimen-368 sions follows the above four equations (also presented in 369 Algorithm 1). The input, kernel, and output transform use 370 Lavin's formulas [9] listed in lines 5, 7, and 12, respectively. 371 372 However, the data layout of the resulting tensors (input, weight, and output tensors in Algorithm 1) has to be 373 374 reshaped before and after the execution of TensorGEMM. Those reshape routines are executed in lines 6, 7, and 11. 375 TensorGEMM is invoked at line 10. There are p no-wArm-376 up passes/calls of TensorGEMM routine to calculate $M^T =$ 377 $V^T \times U^T$. In Fig. 4, 4 passes of TensorGEMM routine for a 378 379 128 bit vector registers of an Arm architecture are colored with yellow, blue, gray, and red. This scheme is the basis 380 for the kernel of our Winograd algorithm for which we 381 apply cache and register blocking in the following section. 382

Lavin's strategy [9], [15] can be performed using batched GEMM, i.e., θ consecutive calls to GEMM using matrices of dimensions $K \times C$ and $C \times (H' \times W')$. While this reduces the code complexity, performance can suffer from memorybound transformations, interleaved indexing and packing for GEMM routines, and the low computational intensity for special shapes of matrices [10]. When L is set to be one, Algorithm 1 can be viewed as Lavin's strategy by substituting TensorGEMM in line 10 with a call to one GEMM routine. ³⁹¹ Using multiple GEMMs will introduce a number of performance issues on common CPU architectures: a) before call-³⁹³ ing multiple GEMMs, the data blocks generated by the input transformation are scattered into θ matrix pairs using interleaved indexing, b) after multiple GEMMs, the layout of the result needs to be packed back into a unit-strided order, and c) both operations involve significant data movement in input and output transformations and thus significantly reduce the overall performance. TensorGEMM however 400 only issues p = 4 passes of TensorGEMM routine for Arm 401 architecture with Neon intrinsics which significantly reduces 402 the data movement cost of the Winograd algorithm.

Algorithm 1. Winograd Algorithm Using TensorGEMM. ⁴⁰⁴ θ is 16 for $F(2 \times 2, 3 \times 3)$ or 64 for $F(6 \times 6, 3 \times 3)$. *L* is the ⁴⁰⁵ Instruction Width (4 for Arm v8 Architecture). Batch ⁴⁰⁶ Size is Set to One. ⁴⁰⁷

| Inp | out: input[C][H][W], kernel[K][C][3][3] | 408 |
|-----|--|-----|
| Ou | tput: output[K][E][F] | 409 |
| 1 | E = (W + padLeft + padRight - 3)/stride + 1 | 410 |
| 2 | F = (H + padLeft + padRight - 3)/stride + 1 | 411 |
| 3 | $H' = \frac{E+r-1}{r}, W' = \frac{F+r-1}{r}$ | 412 |
| 4 | $p = \frac{\theta}{L}$ | 413 |
| 5 | InputTrans(input[C][H][W], V^T [C][H'][W'][θ]); // Eqn 5 | 414 |
| 6 | $\text{Reshape}(V^T[\mathbf{C}][H'][W'][\theta], V^T[\mathbf{p}][\mathbf{C}][H'][W'][\mathbf{L}])$ | 415 |
| 7 | KernelTrans(kernel[K][C][3][3], U^T [K][C][θ]); // Eqn 6 | 416 |
| 8 | Reshape($U^{T}[K][C][\theta], U^{T}[p][K][C][L]$) | 417 |
| 9 | for $i = 0$ to $p - 1$ do | 418 |
| 10 | TensorGEMM($U^{T}[i][K][C][L], V^{T}[i][C][H'][W'][L], M^{T}[i]$ | 419 |
| | [K][H'][W'][L]).; // Eqn 7 | 420 |
| 11 | Reshape($M^{T}[\mathbf{p}][\mathbf{K}][H'][W'][\mathbf{L}], M^{T}[\mathbf{K}][H'][W'][\theta]$) | 421 |
| 12 | OutputTrans($M^{T}[K][H'][W'][\theta]$, output[K][E][F]).; // Eqn 8 | 422 |

3.2 Proposed Winograd Optimization for Arbitrary Dimensions

423

424

In this section, we introduce the optimizations we use for 425 the Winograd algorithm in order to allow for arbitrary 426 dimensions. This is mainly driven by the need to enable 427 performance portability for Arm CPUs with different spec- 428 ifications. The main optimization considerations [16], [27], 429 [40], [46] are as follows: a) how to adjust the data layouts 430 to minimize data movement, b) how to effectively do cache 431 blocking for L1/L2 that vary in size from one processor to 432 another, c) how to fully utilize the vector registers with 433 register blocking schemes, and d) how to improve data 434 locality by avoiding redundant memory/cache accesses 435 with data packing, minimize cache misses by loop order, 436 etc. A performance portable and transparent library to 437 generate highly efficient code with all the above considera- 438 tions, and without the need for manual tuning, can boost 439 the productivity of deploying DL services/solutions onto 440 millions of Arm SoC chips with a large space of hardware 441 configurations. With the above considerations in mind, 442 our optimizations for a performance portable Winograd 443 algorithm are as follows. 444

First, *tile transformation and fusion* is used to adjust the data 445 layout to minimize data movement. As shown in Algorithm 1, 446 to reduce the cache miss rate, the data layout after input, 447

448 filter, and output transform should be reshaped to ensure a continuous memory access pattern for TensorGEMM's multi-449 plication kernels. However, explicit implementation of trans-450 formations and reshaping routines result in extra data 451 movement and waste time on memory accesses. Thus we 452 fuse the data packing with filter, input, and output transfor-453 454 mations to relieve the memory access pressure. As shown in Algorithm 2, we fuse the transformation and reshape routine 455 into one transformation routine, and write the result tensor 456 directly into the target data layout. This modification is pre-457 sented in lines 2, 3, and 6 in Algorithm 2 on input, kernel, and 458 output transformations. Finally, H' and W' can also be fused 459 into one dimension of *tiles* by setting $tiles = H' \times W'$: this 460 further simplifies the following strategies. 461

| Algo | rithm 2. Optimized Winograd Using Tile Transfor- |
|--|---|
| mati | on and Fusion |
| Input Outp | t: input[C][H][W], kernel[K][C][3][3] ut : output[K][E][F] |
| 13 til | $es = H' \times W'$ |
| 14 In | putTrans(input[C][H][W], V^{T} [p][C][tiles][L]); // Eqn 5 |
| 15 K | ernelTrans(kernel[K][C][3][3], U^{T} [p][K][C][L]); // Eqn 6 |
| 16 fo | $\mathbf{r} i = 0$ to $p - 1$ do |
| / | * Eqn 7 */ |
| 17 | TensorGEMM(U^T [i][K][C][L], V^T [i][C][tiles][L], M^T [i] [K][tiles][L]) |
| 18 O | utputTrans $(M^{T}[p][K][tiles][L], output[K][E][F]) / / Eqn 8$ |
| $n \Omega$ | utnut Channel and Tiles Dimension |
| on O | utput Channel and Tiles Dimension. |
| on O Input | t: input[C][H][W], kernel[K][C][3][3] |
| on O Input Outp | t: input[C][H][W], kernel[K][C][3][3] ut : output[K][E][F] $R_{\rm ent} = K/\rho R$ |
| on O Input Outp 19 c 20 t | t: input[C][H][W], kernel[K][C][3][3] ut : output[K][E][F] $B_{num} = K/oB$ $B_{mum} = tiles/tB$ |
| on O Input Outp 19 c 20 t 21 f | t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0 to oB_{max}$ do |
| on O Input 0utp 19 c 20 t 21 f 22 | t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do |
| on O Input Outp 19 <i>a</i> 20 <i>t</i> 21 f 22 23 | think 3. Optimized Wildgrad Wild Cache Biocking utput Channel and Tiles Dimension. t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^{T} [p][C][tB][L]); |
| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | think 3. Optimized Wildgrad Wild Cache Biocking utput Channel and Tiles Dimension. :: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Egn 5 |
| Inglight on O Input 0utp 19 d 20 t 21 f 22 23 24 | think 3. Optimized Wildgrad Wild Cache Blocking utput Channel and Tiles Dimension. :: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^{T} [p][C][tB][L]); // Eqn 5 if onoffKernel then |
| on O Input Outp 19 a 20 t 21 f 22 23 24 25 | think 3. Optimized Windgrad Wind Cache Biocking utput Channel and Tiles Dimension. t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^{T} [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^{T} [p] |
| Inglight on O Input 0utp 19 20 21 12 23 24 25 | think 3. Optimized Winograd Win Cache Biocking utput Channel and Tiles Dimension. :: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^T [p] [oB][C][L]) |
| Initial on O Input 0 of t 19 of 20 t 21 f 22 23 24 25 26 | think 3. Optimized Windgrad Wind Cache Biocking utput Channel and Tiles Dimension. t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^T [p] [oB][C][L]) for $i = 0$ to $p - 1$ do |
| on O Input 0 on O Input 19 a 20 t 21 f 22 23 24 25 26 27 | t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^T [p] [oB][C][L]) for $i = 0$ to $p - 1$ do TensorGEMM(U^T [i][oB][C][L], V^T [i][C][tB][L], |
| on O Input 0utp 19 a 20 t 21 f 22 23 24 25 26 27 | t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^T [p] [oB][C][L]) for $i = 0$ to $p - 1$ do TensorGEMM(U^T [i][oB][C][L], V^T [i][C][tB][L], M^T [i][oB][tB][L]).; // Eqn 7 |
| on O Input 19 c 20 t 21 f 22 23 24 25 26 27 28 | t: input[C][H][W], kernel[K][C][3][3] ut: output[K][E][F] $B_{num} = K/oB$ $B_{num} = tiles/tB$ or $u = 0$ to oB_{num} do for $v = 0$ to tB_{num} do InputTrans(input[C][H][W], V^T [p][C][tB][L]); // Eqn 5 if onoffKernel then KernelTrans(kernel[u·oB:(u+1)·oB][C][3][3], U^T [p] [oB][C][L]) for $i = 0$ to $p - 1$ do TensorGEMM(U^T [i][oB][C][L], V^T [i][C][tB][L], M^T [i][oB][tB][L]).; // Eqn 7 OutputTrans(M^T [i][oB][tB][L], output[u · oB : (u+1)) |

Second, *cache blocking* can be applied on the output chan-492 nel K and *tiles* dimensions to increase the data reuse in L1/ 493 494 L2 cache. It is similar to Goto's strategy [16] but applied on a new TensorGEMM routine. When the complete matrices U^T 495 and V^T can not be stored in a cache, we block (i.e. tile) the U^T 496 matrix on the dimension of the output channel, and block V^T 497 on the dimension of tile. The dimension of the input channel 498 on U^T and V^T is not blocked for two reasons: a) blocking the 499 input channel may interrupt the instruction pipeline of 500 TensorGEMM's multiplication kernel, b) the value of input 501 channels ranges between 3 to 512 in most neural networks. 502 For values greater than 512, the data volume in the cache can 503 be held by adjusting the input channel and tiles. For *oB* and 504

tB being the block sizes of output channel K and input tiles, 505 respectively, the cache blocking strategy is illustrated in 506 Algorithm 3. The number of blocks is calculated in lines 2 507 and 3. Each block is processed with the code from line 6 to 508 line 11. In line 6, tB slides a window of shape $(t + r) \times (t + r)$ 509 to form the tensor V^T . Thus the working space footprint for 510 *input* is limited to only tB sliding windows instead of whole 511 tensor. There is a similar data locality optimization done on 512 kernel transformation. Additionally, one can also pre-pro- 513 cess the weight tensor offline since the weight tensor is con-514 stant during the inference computation, but at the cost of 515 accessing $\frac{(t+r)^2}{9}$ more data. Thus, it is important to balance the 516 trade-off between memory accesses and computational costs 517 for the offline kernel transformations. The data layout of the 518 above two transformation routines ensures a continuous 519 memory access pattern in TennsorGEMM along the input 520 channel C dimension. We can adjust oB and tB to block V^T , 521 U^T , and M^T for the L2 cache (based on the L2 size of a specific 522 target). Finally, the output tensor M^T is accumulated and 523 transformed to the output in line 11. 524

 Algorithm 4. Optimizing TensorGEMM With Register 525

 Blocking, m is the Register Block Size of Tiles, n is the 526

 Register Block Size of Output Channels.

 527

 Input: inTensor[C][tB][L] | kerTensor[eB][C][L]

| Inj | nput: inTensor[C][tB][L], kerTensor[oB][C][L] | | | | | |
|-----|---|-----|--|--|--|--|
| Ou | Dutput : outTensor[oB][tB][L] | | | | | |
| 29 | $n_{num} = \frac{oB}{n}, m_{num} = \frac{tB}{m}$ | 530 | | | | |
| 30 | for $i = 0$ to n_{num} do | 531 | | | | |
| 31 | for $j = 0$ to m_{num} do | 532 | | | | |
| 32 | U_r^T [m][C][L]= U^T [i·n:(i+1)·n][C][L] | 533 | | | | |
| 33 | $V_r^T[C][n][L]=V^T[C][j\cdot n:(j+1)\cdot n][L]$ | 534 | | | | |
| | <pre>/ * as a kernel in Listing 1 * /</pre> | 535 | | | | |
| 34 | Innerkernel_mxn(U_r^T [m][C][L], V_r^T [C][n][L], M_r^T [n][m] | 536 | | | | |
| | [L]) | 537 | | | | |

Third, TensorGEMM is a GEMM-like matrix multiplication routine, thus we use *register blocking* in TensorGEMM. 539 The register blocking we use in TensorGEMM is described in 540 Algorithm 4. It is noteworthy that the kernel of *Innerker*-541 *nel_mxn* is called by Algorithm 4 and an example of the 542 Neon-optimized kernel can be found in Listing 1. The regis-543 ter blocks (tiles) are shown in the loops in lines 30 and 31. 544 Each block is processed with the code from line 32 to line 34. 545 We extract the register blocks V_r^T and U_r^T from the corre-546 sponding cache blocks V^T and U^T . Then in line 34, 547 TensorGEMM's multiplication kernel routine M^T is calcu-548 lated. A C++ temple-based code generation method is 549 applied to generate a series of efficient multiplication kernels 550 for TensorGEMM with high compute intensity (we elaborate 551 on this in the following subsection). 552

Fourth, in order to determine the optimal packing of different transformations into different cache levels (L2/L3, 554 etc.), a similar way [40] but deep coupling *loop reordering* is 555 used for controlling the memory access pattern. The loops 556 in lines 21 and 22 in Algorithm 3 for cache blocking, and the 557 loops in lines 30 and 31 in Algorithm 4 for register blocking 558 are first unrolled to simplify loop reordering. The loop reordering on the cache blocking loops should assure that V^T 560 will be scanned once and held in the L1 cache whereas U^T 561 would be scanned multiple times and stored in the L2 562 cache, or vice versa. The flexibility of loop reordering provides the possibility of removing redundant data movement in cache/register blocking optimizations, depending on the cost of repeated scanning of U^T or V^T .

Listing 1. An Example of Generating $m \times 4$ Inner Kernels With C++ Template. Kernels Such as 4×4 , 3×4 , ..., 1×4 are Generated at Compile Time for Corner Cases Without Any Runtime Overhead.

```
template < int m>
     void
           Innerkernel_mx4(float A[k][m][4], float B[k
2
         [[4][4], float C[m][4][4], int k, int offset) { // c00, a0, ... are 128 bit NEON registers if (m > 0) { // load result C's 1st row } 
           c\hat{0}0 = v\hat{1}d\hat{1}q_{f32}(C);
                                             //load 1st
                                                              vector
           c01 = vld1q_f32(C + 4); //load 2nd vector
           c02 = v1d1q_f32(C + 8); //load 3rd
                                                              vector
           c03 = v1d1q_f32(C + 12); // load 4th vector
g
          C += offset; //move pointer to C's 2nd row
10
        if (m > 1) { //load result C's 2nd row
11
          (11 > 1) { // load result C s 2nd row
c10 = vld1q_f32(C); // load 1st vector
c11 = vld1q_f32(C + 4); // load 2nd vector
c12 = vld1q_f32(C + 8); // load 3rd vector
c13 = vld1q_f32(C + 12); // load 4th vector
12
13
14
15
             += offset; //move pointer
16
          С
17
          18
19
        for
                                                                       of
20
                                                             vector of
                                                                            В
21
22
                                                                       of
                                                                            B
           b3 = vldlq_f32(B + 12); //load 4th vector of B
23
          B += 16;
24
           if (m > 0) {
                             //compute C's 1st row
25
             Ilload A's
26
                                                                1st row
27
28
29
30
31
             (m > 1) \{ // compute C's 2nd row 
a1 = vld1q_f32(A + 4); // load A's 2nd row 
c10 = vfmaq_f32(c10, a1, b0); // fma
           if
32
33
34
             c11 = vfmaq_f32(c11, a1, b1); //fma
c12 = vfmaq_f32(c12, a1, b2); //fma
35
36
             c13 = vfmaq_f32(c13, a1, b3); //fma
37
38
               ... // compute other N-2 rows of result C
39
40
          А
             += m*4;
41
        }
42
    }
```

3.3 Generation of TensorGEMM Multiplication 572 Kernels

TensorGEMM is a compute-intensive step in our Winograd implementation and requires more than 80% of the total time [15]. Therefore a set of multiplication kernels of arbitrary shapes ($m \times n$) should be developed to optimally fit different problem sizes, especially for skinny tall matrices.

We use Armv8 Neon primitives [29], [51] which support 578 Fused-Multiply-Add (FMA) instructions for 32-bit floating-579 580 point numbers. Note that for most inner tiling sizes $m \times n$, the TensorGEMM's multiplication kernel sets up a group of 581 accumulator registers, loads m tensors from a column in A, 582 and n tensors from a row in B (as shown in Fig. 5). Subse-583 584 quently, the tensors are multiplied and accumulated in the blue box D and are stored in $(m \times n)$ registers. When the 585 computation progresses to the bottom border of A and the 586 right of B, the register contents, namely the accumulators, 587 are written back to the memory. Fig. 5 shows a schematic 588 view of the described computational pattern, each tensor 589 (an Armv8 register) holds 4 floats. 590



Fig. 5. Illustration of the processing order in TensorGEMM. Each element in the matrix is a tensor, which maps to a 128-bit vector register containing 4 floats on Arm.

We analyze the ratio of computation to memory opera- 591 tions [16] (known as Arithmetic Intensity (AI)). First, the 592 arithmetic computation requires $2 \cdot m \cdot n$ FMA instructions. 593 Only loads of operands from *A* and *B* are incurred at each 594 compute iteration. The write-back only occurs when it traverses the entire loop. We estimate the lower bound of AI as 596 the following formula: 597

$$AI = \frac{2 \cdot m \cdot n}{m + n},\tag{9}$$

Which monotonically increases with larger m and n. Gener- 600 ally speaking, a kernel function with larger AI performs bet- 601 ter, i.e., can run closer to the device's peak performance. 602 However, we require m and n registers to load operands 603 from A and B, and $m \cdot n$ registers for the accumulators, 604 respectively. Therefore, m and n have to satisfy the follow- 605 ing constraint: 606

$$(m+n+m\cdot n) \le R.$$

Where R is the number of accessible registers on each pro- 609 cessor core (32 for Armv8 architecture). 610

A *multiplication kernel* is the smallest computational unit 611 of TensorGEMM. When designing the optimal multiplica- 612 tion kernel, there are two principles we rely on to use the 32 613 Neon vector registers, as follows: 614

(I) Make full use of the compute units, fill the pipeline 615 with instructions, and reduce pipeline stalls. 616

(II) Increase the arithmetic intensity to improve efficiency. 617

The goal of the first principle is to exploit instruction-level 618 parallelism (ILP) for the multiplication kernel. Accordingly, 619 we focus on designing a series of different shapes of multipli- 620 cation kernels to cover various skinny tall and long rectangle 621 shapes, whereas LIBXSMM [39] and OpenBLAS [52] employ a 622 single kernel shape of highest AI while ignoring the skinny tall 623 cases. We list seven feasible candidates for multiplication ker- 624 nel shapes having AI values above or equal to four (listed in 625 Table 2), and calculate the respective register usage. We imple- 626 ment those kernel functions with C++ templates, in order to 627 ensure that code is generated at the compilation phase. We 628 carefully tuned five kernel function templates by hand, and 629 the other two multiplication kernels of the shapes (4×4) and 630 (6×3) can be generated by the other optimized templates of 631 the shapes (5×4) and (7×3) . In addition to the aforemen- 632 tioned shapes, we also generate 22 auxiliary multiplications 633 kernels with the aforementioned five kernel templates to better 634 handle the corner cases, especially skinny tall matrices. 635

In Listing 1, the implementation of the multiplication $_{636}$ kernel template of the shape $(m \times 4)$ is presented. The $_{637}$

TABLE 2 Seven Typical Shapes of Multiplications Kernels for TensorGEMM

| m | 3 | 3 | 4 | 4 | 5 | 6 | 7 |
|---------------------|-----|----|------|----|------|----|-----|
| n | 7 | 6 | 5 | 4 | 4 | 3 | 3 |
| Number of registers | 31 | 27 | 29 | 24 | 29 | 27 | 31 |
| AI (as in Eqn 9) | 4.2 | 4 | 4.44 | 4 | 4.44 | 4 | 4.2 |

638 parameter *m* determines the shape of the generated kernels. We can get a multiplication kernel of the shape (5×4) by 639 setting m = 5 in Listing 1. The lines 3 to 17 are used to con-640 trol the load instruction with m. Lines 18 to 38 are the most 641 compute-intensive part of this TensorGEMM kernel, the 642 number of instructions used in this loop is also determined 643 by m. Finally, m controls the number of instructions used to 644 write the data back. All the conditional branching will not 645 exist in the generated kernels. 646

The selection of inner kernels depends on the shape of 647 input TensorGEMM matrices, the cache blocking size, and 648 the characteristics of the multi-level memory-cache hierar-649 chy of the given SoC chip. The multiplications kernel with 650 651 the best performance will be selected through auto-tuning. To solve corner cases, when the size of the multiplication 652 653 kernel is not divisible by the cache blocking factor in the column dimension. Zero padding is applied to account for the 654 655 vector register and cache-line sizes. When there is a misalignment in the row dimension, the C++ template (e.g. 656 Innerkernel_mx4 in Listing 1) is used to generate more multi-657 plications kernels during compile time. For example, with 658 the kernel of shape $(m \times 4)$, our template will generate extra 659 five kernels, such as (5×4) , (4×4) , ..., (1×4) , to handle all 660 corner cases on the row dimension. 661

662 3.4 Auto-Tuning in FastConv

667

The runtime parameters and their range of values listed in Table 3 are used for tuning our library (FastConv). Let Sdenote the size of the search space for the parameter:

 $S = \rho \cdot \psi \cdot \sum_{m,n \in Table \ 2} \left(\left\lfloor \frac{tiles}{m} \right\rfloor \cdot \left\lfloor \frac{K}{n} \right\rfloor \right).$

(10)

Where ρ and ψ are the number of feasible values for the var-668 iants loopReorder and onoffKernel, respectively. Here, ρ 669 denotes the four cases of loop order in cache blocking (line 670 671 21 and 22 in Algorithm 3) and register block (line 30 and 31 in Algorithm 4); ψ dennotes the onoffKernel Flag in line 24 672 for Algorithm 3. Thus the values of $\rho = 4$ and $\psi = 2$ are used 673 in our implementation. To ensure divisibility of the register 674 and cache block size, and to avoid misalignment in both the 675 676 row and column dimensions, the tile cache block size tBmust be a multiple of m and less than the total number of tiles 677 *tiles*. The output channel block size *oB* needs to be multiple 678 of *n* and will be less than *K*. As there are seven multiplication 679 680 kernel shapes in Table 2, we accumulate them on each case, and then the total number of available choices for our param-681 eters can be computed with Equation (10). 682

With these parameters, the actual execution pattern of the whole Winograd algorithm can be controlled with the generated multiplication kernels of TensorGEMM. The optimal parameter configuration with the best performance can

TABLE 3 Runtime Parameters and the Search Space of the Our Portable Winograd Implementation

| Parameters | Description | Value range |
|---------------|---|--------------|
| С | input channels | N/A |
| K | output channels | N/A |
| H, W | height and width of input image, respectively. | N/A |
| m | m tensors for register block on V_T | [2,7] |
| n | n tensors for register block on U_T | [2,7] |
| tB | tile cache block size | [0, tiles/m] |
| oB | output channel block size | [0, K/n] |
| on of fKernel | on/offline kernel transform tag (ψ in Eqn 10) | 0,1 |
| loopReorder | loop reorder tag(ρ in Eqn 10) | 0, 1, 2, 3 |

be obtained by tuning over this parameter space. The optimal parameter configurations for a given problem size and 688 hardware configuration are gathered and stored from offline runs, and the code with the best performance can be 690 regenerated with those parameters. 691

There are several steps in auto-tuning. First, the configu- 692 rations of all possible ranges (intervals) of parameters define 693 the parameter search space. Second, A tuning database is 694 constructed to record the configurations of parameters' val- 695 ues and their corresponding performance results. Addition- 696 ally, several algorithms such as grid search, random 697 selection, and model-based prediction strategies, can be 698 used along with the tuning database as a configuration gen- 699 erator to generate alternatives of configurations, for perfor- 700 mance evaluation on a given target. Third, the code is 701 generated using the parameters in the new configuration, 702 then an offline performance test is done and the results are 703 recorded in the tuning database. Finally, after a round of 704 evaluations, the configuration with the best performance is 705 used to auto-generate the code for the library and can be 706 deployed to be used in production. 707

Searching the entire parameter space for parameter configurations yielding the best performance is time-consuming. One would usually not search the entire space, and 710 instead use grid search, random selection, or even modelbased prediction strategies to evaluate a small subset of the 712 parameter space. In our auto-tuning module, the type and 713 the granularity of the search strategies can be customized 714 by the user. By default we use grid search as the default 715 strategy: at most 4096 configurations are evaluated and 716 stored in our tuning database. Finally, the configuration 717 with the best performance will be selected and used for 718 code generation with the best performance. 719

The auto-tuning strategy described above is performed off- 720 line. The time spent on auto-tuning for each convolution case 721 varies from several minutes to several hours, depending on 722 the input shape of convolution, the computing capability of 723 the hardware, and the granularity of the grid search strategy. 724

725

3.5 User Interface and Implementation

A transparent and easy-to-use programming interface is 726 designed for the proposed library. This library is header-727 only and therefore can be embedded into other third-party 728 software stacks to accelerate inference on Arm CPUs with 729 optimal convolution performance. Our convolution class 730 contains three public function members: *Init()*, *Tuning()*, 731 and *Forward()*. For library users, the user only needs to call 732 three predefined routines: 733

TABLE 4 The Hardware Specifications of Our Test Platforms

| CPU Name | Cores | #CPUs (GHz) | L1 Cache (Bytes) | L2 Cache (Bytes) | L3 Cache (Bytes) | Туре |
|----------------|-------|------------------------|------------------|--------------------------|------------------|-------------------|
| Snapdragon 835 | 4+4 | 4@2.45+4@1.90 | - | 4@2M-share+4@1M-shared | none | SoC/mobile |
| Snapdragon 855 | 4+4 | (1@2.84+3@2.42)+4@1.80 | - | (1@512K+3@256K)+4@128K | 8@4MB-shared | SoC/mobile |
| Snapdragon 888 | 4+4 | (1@2.84+3@2.42)+4@1.80 | - | (1@1M+3@512K)+4@128K | 8@4MB-shared | SoC/mobile |
| Apple M1 | 4+4 | 4@3.204+4@2.064 | 4@128K+4@64K | 4@12M-shared+4@4M-shared | none | Consumer PC |
| Kunpeng 920 | 8 | 8@2.60 | 8@64K | 8@512K | 8@32MB-shared | Datacenter/server |
| AWS Graviton2 | 64 | 64@2.50 | 64@64K | 64@1M | 64@32MB-shared | Datacenter/server |

Arm big.LITTLE is a heterogeneous computing architecture with a performance cluster of cores and power-efficient cluster of cores, Energy saving is ensured with clustered switching mechanism. This means that in most cases Arm SoC devices have two clusters of CPUs, and can only use one cluster at a time. "-" denotes that L1 cache size is not released by the vendor and also can not be measured by tools such as likwid [53].

- (I) *Init()*: Construction of the *Conv* with a given shape ona target Arm CPUs.
- (II) *Tuning()*: Configuring algorithms and parameters via
 offline auto-tuning before the actual deployment of
 the model.
- (III) *Forward()*: In production phase, a call to *Init()* reads
 the configurations generated in the previous step,
 and the auto-generated kernel(s). Subsequently, *Forward()* is called to deliver the optimal computing performance on the target Arm CPU.

FastConv is the first work, to the authors' knowledge, 744 that uses a reconfigurable design. The library internally gen-745 erates the highest performing code variant for the given tar-746 get Arm CPU. The code variants, optimized for different 747 targets and convolution shapes, cover a wide range, and 748 combinations, of optimizations: tuning the data layout for 749 unit-strided access patterns, loop reordering, packing strate-750 751 gies for data blocks to interleave indexing, packing the layout back to match the auto-generated TensorGEMM inner 752 753 kernel of different shapes, and register/cache blocking. These optimizations are combined together, in a transparent 754 755 fashion, to deliver the optimal performance for the given convolution shape on the target chip, thus enabling its per-756 formance portability on different types of Arm CPUs. 757

758 4 EVALUATION

FastConv is developed with C++ and Neon intrinsics. The cor-759 rectness of our implementation has been verified against the 760 naive implementation. The performance of the Winograd 761 implementation is compared against FeatherCNN [10], 762 763 NNPACK [18], Arm NN inference engine[28] and other backend libraries [27], [39], [40], [52] supporting GEMM routines. 764 765 We evaluate six Arm processors. Three flagship mobile/SoC chips: Snapdragon 835, 855 and 888 from Samsung Galaxy S8, 766 Xiaomi 9, and Xiaomi 11, respectively. Two data center serv-767 ers: Huawei Kunpeng 920 and AWS Graviton2 M6g instance. 768 One consumer PC: Apple MacBook Pro M1. Snapdragon 835 769 770 is equipped with four performance cores (Cortex-A73) with 2MB cluster sharing L2 cache, and four energy-efficient cores 771 (Cortex-A53) with 1MB cluster sharing L2 cache. Snapdragon 772 855 is designed with one performance core (Cortex-A76) with 773 774 512KB L2 cache, three performance cores with 256KB L2 cache, four efficient cores with 128KB L2 cache, and DynamIQ 4MB 775 cluster shared L3 cache. Snapdragon 888 shares a similar archi-776 tecture with 855 but with double the L2 cache size. The hard-777 ware specifications of test platforms are detailed in Table 4. 778

We use VGG–16 [2], Resnet–50 [4], Densenet–121 [54] and Inception V4 [4] networks for performance evaluation. For VGG–16, the dimensions of TensorGEMM multipliers 781 using Winograd are $K \times (C \cdot \theta)$ and $(C \cdot \theta) \times (H' \cdot W')$, as 782 described in Table 5. The computational load together with 783 its multiplication stage's Arithmetic Intensity (AI) for each 784 layer is also calculated and listed in the Table. VGG–16's 785 convolutional layers cover a wide variety of representative 786 shapes generally composed of two typical patterns: large 787 images with relatively few channels and small images with 788 more channels. Similar shapes also appear in Resnet [4], 789 Densenet [54], Squeezenet [55], and many other frequently 790 used neural network architectures. 791

4.1 Performance Evaluation

According to the introduced optimization techniques, the 793 performance is evaluated for the following: 794

792

- (I) A step-by-step evaluation of individual optimiza- 795 tions of the FastConv Winograd over the Winograd 796 kernels of other libraries. 797
- (II) A scalability evaluation of the multi-threaded Fast- 798 Conv Winograd. 799
- (III) A roofline comparison and analysis for the multi- 800 threaded Winograd implementation. 801
- (IV) Performance portability evaluation of FastConv using 802 different convolution shapes over different Arm CPUs. 803

We first conduct a step-wise evaluation on Winograd 804 using VGG–16 convolution layers. We use our library with 805 default settings (i.e. no optimizations) as a baseline in 806 Fig. 6a. We use the default setting of oB = 40, tB = 3 and a 807 fixed multiplication kernel of the shape 4×4 . We enable the 808 following optimizations one after the other (i.e. step-wise): 809 cache blocking tuning (+*Cache*), register blocking tuning 810

TABLE 5Shape, Computational Load and Arithmetic Intensity (AI)in Winograd $F(6 \times 6, 3 \times 3)$'s Multiplication Stageof VGG-16 Conventional Layers

| Layer | С | K | H, W | $H' \times W'$ F(2×2, 3×3) | $H' \times W'$ F(6×6, 3×3) | GFLOP | AI for $F(6 \times 6, 3 \times 3)$ |
|-------|-----|-----|------|-------------------------------|-------------------------------|-------|------------------------------------|
| 1_1 | 3 | 64 | 224 | 12544 | 1444 | 0.17 | 0.747 |
| 1_2 | 64 | 64 | 224 | 12544 | 1444 | 3.70 | 11.24 |
| 2_1 | 64 | 128 | 112 | 3136 | 361 | 1.85 | 12.44 |
| 2_2 | 128 | 128 | 112 | 3136 | 361 | 3.70 | 19.86 |
| 3_1 | 128 | 256 | 56 | 784 | 100 | 1.85 | 15.91 |
| 3_2 | 256 | 256 | 56 | 784 | 100 | 3.70 | 21.63 |
| 4_1 | 256 | 512 | 28 | 196 | 25 | 1.85 | 9.44 |
| 4_2 | 512 | 512 | 28 | 196 | 25 | 3.70 | 10.25 |
| 5_1 | 512 | 512 | 14 | 49 | 9 | 0.92 | 2.77 |



Fig. 6. Step-wise speedup evaluation and speedup comparison of FastConv on Kunpeng 920 using VGG-16. (a) Individual optimizations are added one by one in a step-wise evaluation. (b) Speedup comparison against Winograd kernels from FeatherCNN, Arm NN inference engine, and NNPACK. The baseline for (a) is the untuned FastConv initialized with a default setting of oB = 40, tB = 3, with a fixed multiplication kernel of the shape 4×4 .

811 (+*Reg*), and scheduling loop reordering (+*Sched*). The combinations of all these optimizations (i.e. Cache+Reg+Sched) 812 813 together is FastConv. The performance results of FeatherCNN are included in this evaluation. We plot its speedup 814 815 against our baseline. The step-by-step single-thread optimization results are averaged over 10 runs on Kunpeng 920 in 816 Fig. 6a. The results show that an average of 1.13x, 1.19x and 817 1.25x speedups are contributed by the tuning optimization 818 of Cache, Cache+Reg, and Cache+Reg+Sched. FeatherCNN is 819 slower than the baseline and FastConv on the lavers before 820 4_1 and 5_1, respectively. FeatherCNN results show higher 821 performance on extremely small input tensor sizes on layer 822 5_1 by using the External Packing strategy at which the data 823 is packed in an extra memory buffer with a contagious 824 memory access pattern [10]. This simplifies the implementa-825 826 tion and improves the efficiency for smaller input shapes. Finally, FastConv achieves speedups between 1.07x to 827 828 1.40x, depending on different layers of VGG-16.

829 In addition, we conduct a comparison with three other Winograd implementations on Arm CPU, which includes 830 FeatherCNN [10], Arm NN [28], and NNPACK [18] (Fig. 6b). 831 In comparison to FeatherCNN, FastConv is 1.22x and 2.48x 832 times faster (except for layer 5 1). The decreasing speedup 833 with the shrinking input image size can be explained by the 834 fact that the strided read pattern for both input and output 835 transform does not work well with 4-way skewed associative 836 cache on small image sizes with close memory access distan-837 ces, across both different image rows and channels. This could 838 be fixed by adjusting the memory access pattern and data lay-839 out. A comparison to NNPACK is also performed and the 840 841 results show that FastConv is close to 1.40x times faster on both terminal layers, and is 1.02x to 1.15x better than NNPACK 842 on the middle layers. When compared with Arm NN inference 843 engine including kernel transformation, FastConv is 1.14x to 844 2.17x faster as there is a run-time overhead of the input tensor 845 reshaping from "NHWC" to "NCHW", and another overhead 846 for the strided data scattering and gathering operation before 847 and after the GEMM routines. Additionally, the Arm NN 848 inference engine employs a $F(4 \times 4, 3 \times 3)$ shape for its Wino-849 850 grad implementation, which may also degrade performance.

We perform a layer-wise scalability test on the Winograd implementation with VGG–16. Our multi-threaded implementation of the Winograd algorithm is compared with NNPACK. The scaling results on AWS Graviton2 Arm server with 64 cores are presented in Fig. 7. According to Fig. 7, FastConv and NNPACK can scale to 64 and 16 cores, respectively. There is an almost linear speedup with Fast- ⁸⁵⁷ Conv when running the middle layers of VGG–16. When ⁸⁵⁸ dividing the speedup value by the number of threads, we ⁸⁵⁹ can get the parallel efficiency numbers. When using all 64 ⁸⁶⁰ cores, FastConv achieves 50% to 65% percent of parallel efficiency on the middle layers and between 32% to 42% on the ⁸⁶² first and last layers. The paralleling efficiency of NNPACK ⁸⁶³ on 64 cores, however, ranges between 3% to 6%, on average. ⁸⁶⁴ In comparison to FastConv, NNPACK shows poor efficiency and scalability performance in our experiments. ⁸⁶⁶

We do a roofline analysis for the most time-consuming step 867 (i.e. multiplication stage) in the Winograd algorithm. In our 868 Winograd optimization, we have minimized the memory 869 movement overhead in transformation. At the same time, we 870 are also trying to improve the computational efficiency in the 871 most time-consuming step. We report the roofline results of 872 the implementation of the multiplication stage in FastConv/ 873 TensorGEMM, NNPACK, and Arm NN inference engine with 874 multiple GEMMs. The results are presented in Fig. 8. The roof- 875 line analysis on Kunpeng 920 with all 8 CPU cores for the three 876 libraries is presented by Fig. 8a. Besides the first and last layers 877 in VGG-16, FastConv/TensorGEMM is much closer to the 878 peak in comparison with the other two libraries (note: Y-axis is 879 log-scale). For the first and last VGG-16 layers, the multiplica- 880 tion using FastConv/TensorGEMM and GEMMs are all 881 bounded by DRAM and L3, respectively. In these two cases, 882 FastConv/TensorGEMM is still closer to the DRAM or L3 883 peaks. The results also indicate there is room for further perfor-884 mance improvement for the long rectangular or skinny tall 885 cases for the Winograd algorithm. For the AWS Graviton2 886 Arm server, its per core cluster-shared L3 cache size is less 887



(a) Scaling of NNPACK's Winograd. (b) Scaling of FastConv's Winograd.

Fig. 7. Layer-wise scalability of VGG–16 on Winograd implementations of NNPACK and FastConv on AWS Graviton2 Arm Server.



Fig. 8. Layer-wise multi-core roofline comparison for the bottleneck multiplication stage of Winograd algorithm with VGG-16 on Kunpeng 920 and AWS Graviton2 (Y-axis log-scale).



Fig. 9. Layer-wise multi-threaded performance comparison for convolution layers in VGG–16, Resnet–50, Densenet–121, and Inception V4 on Kunpeng 920 with all 8 cores. The gray, green and blue lines are the speedup of FastConv over the implementation of NNPACK's GEMM-Based algorithm, NNPACK, and Arm NN's Winograd algorithm, respectively. Besides VGG–16, the shape of each convolution layer in Resnet–50, Densenet– 121, and Inception V4 is denoted with an ordered tuple (input channel size, output channel size, and width/height of the input 2D tensor).

than its L2 cache size. Thus we don't plot the L3 roofline in 888 889 Fig. 8b. FastConv/TensorGEMM and Arm NN inference engine have the same performance in the last VGG-16 layer 890 891 (5_1). On other layers with all 64 cores, FastConv/Tensor-GEMM achieves an order of magnitude improvement over the 892 other libraries. More importantly, for the long rectangular or 893 skinny tall convolution shapes in the first and last layer, Ten-894 sorGEMM achieves a performance close to the L2 peak, in 895 comparison to the other libraries (appearing to be bounded by 896 memory, and not L2). Those performance improvements are 897 attributed to our blocking, scheduling, and auto-tuning 898 optimizations. 899

900 4.2 Portability Evaluation

In this section, we evaluate the performance portability of
FastConv on various convolution shapes and six Arm CPU
devices. The convolution layers from VGG–16 [2], Resnet–
50 [4], Densenet–121 [54], and Inception V4 [4] are evaluated
on all six platforms.

We evaluate the portability of FastConv (w.r.t. to input 906 shapes) on various shapes of input layers on Kunpeng 920 907 with all 8 cores. The layer-wise efficiency and speedup results 908 with nine layers from VGG-16 and convolution layers from 909 Resnet-50, Densenet-121, and Inception V4 are shown in 910 Fig. 9. Note that the seven middle layers of VGG-16 generate 911 more square-shaped matrices than the two layers on both 912 ends. The convolution layers from Resnet-50, Densenet-121, 913 and Inception V4 generate small input image sizes with fewer 914 input and output channels, that results in skinny tall and long 915 rectangular GEMM/TensorGEMM input shapes. The default 916

input tensor layout is set to be "NCHW", the input data layout 917 transformation for GEMM-based convolution is included in 918 the reported time to make a consistent comparison with the 919 Winograd algorithm. We report the absolute performance in 920 the unit of $GFlop/s^{-1}$ The speedup results of FastConv over the 921 other three libraries are presented in Fig. 9. FastConv with the 922 Winograd algorithm is 4.30x to 28.36x faster than NNPACK's 923 GEMM-based algorithm. In most cases, it is beyond 924 Winograd's algorithmic speedup of 5.04, mainly due to the 925 optimization and auto-tuning of our reconfigurable Winograd 926 algorithm with auto-generated TensorGEMM kernels. For 927 NNPACK's Winograd kernel, FastConv is 1.23x to 2.84x faster, 928 which highlights the gains from our optimizations efforts in 929 FastConv. When compared with the Arm NN inference 930 engine, FastConv is approximately 1.47x to 3x faster on layers 931 from VGG-16 layers, and 1.41x to 22.7x faster on layers from 932 the three other networks. FastConv gains a larger speedup 933 over the other libraries on Resnet-50, in comparison to VGG- 934 16. That demonstrates our approach for auto-generating opti- 935 mized convolution kernels is portable to various types of con- 936 volution shapes. 937

We test the performance portability on six Arm devices 938 with nine layers from VGG–16. As multi-threaded deploy- 939 ment over multi-cores in mobile phones is not controllable 940 on Android, we evaluate a single-thread on the big (perfor- 941 mance) core on the three mobile processors. For the other 942

^{1.} The performance in the unit of GFlop/s may be written as $2 \cdot K \cdot C \cdot H \cdot W \cdot R \cdot S \cdot \tau^{-1} \cdot 10^{-9}$, where τ is the runtime in seconds, the other symbols are listed in Table 5.



Fig. 10. Layer-wise multi-threaded performance results with VGG–16 on six ARM CPU SoC devices. The X-axis shows the layer name in VGG–16. The Y-axis is the speedup and absolute performance value in GFlop/s of FastConv and NNPACK on Winograd algorithm.

three devices, multi-threading on all cores is evaluated. Fast-943 Conv can automatically select the best parameters and con-944 figure the C++ template to generate optimized code for the 945 target convolution shape and Arm architecture. NNPACK 946 however does not have this functionality. We have measured 947 the speedup of FastConv over NNPACK on their best per-948 forming Winograd implementation (in Fig. 10. In compari-949 son with NNPACK, FastConv achieves speedups of 1.42x, 950 1.21x, 1.26x, 1.37x, 2.26x, and 11.02x on average over Kun-951 peng 920, Snapdragon 835, 855, 888, Apple M1, and AWS 952 Graviton2, respectively. A notable observation is that with 953 newer chips, FastConv gains better speedups. Huawei Kun-954 955 peng 920 is based on Cortex-A57 (released in 2012), Snapdragon 835, 855, and 888 are based on Cortex-A73, Cortex-956 A76, and Cortex-X1 (released in 2015, 2018, and 2020 respec-957 tively), and Apple M1 with Firestorm architecture released 958 in 2021. An important fact to consider is that existing libraries 959 are highly hand-tuned to target some special architectures 960 released several years ago. With new chips being introduced, 961 and the high pace at which the field of deep learning evolves, 962 developers are faced with the futile task of redoing the hand-963 tuned optimizations. For instance, NNPACK's kernel has 964 965 not been updated for years, and the latest architecture ported by OpenBLAS is Cortex-A73 (released in 2016). Thus, it is 966 vital to have a performance portable library (FastConv) that 967 can support both old and new Arm SoCs and servers. Fur-968 thermore, the whole porting process is fully automated in 969 FastConv and can save enormous engineering effort for 970 deploying DL models on billions of Arm SoC chips in phones 971 and Internet of Things (IoT) devices [56], [57]. 972

973 4.2.1 Comparison With TVM

TVM can only auto-tune GEMM kernels for convolution operations by using the Im2col algorithm, thus we compare to TVM by including the Im2col in our call to the GEMM routines.

We implemented a reconfigurable Im2col algorithm com-978 bined with automatically generated GEMM code that is 979 optimized with the techniques described in this paper. We 980 refer to the GEMM based convolution implementation as 981 FastConv-GEMM. It is open-sourced, and we include it in 982 the same GitHub repo https://github.com/Mengjintao/ 983 FastConv. FastConv-GEMM has been compared to 984 AutoTVM, AutoTVM + LIBXSMM, AutoTVM + Open-985 BLAS [40], [58], OpenBLAS [52], and LibShalom [27]. The 986

overhead of the Im2col transformation is excluded. The 987 reconfigurable library for GEMM with default parameters 988 on cache block size and inner kernel shapes of 8×8 is 989 labeled as FastConv without auto-tuning, while the auto- 990 tuning enabled version is labeled as FastConv + tuning. The 991 achieved performance on Kunpeng 920 is shown in Fig. 11. 992 OpenBLAS shows better performance than AutoTVM, and 993 AutoTVM that is tuned over OpenBLAS and LIBXSMM. 994 LibShalom [27] shows performance improvement over both 995 autoTVM and OpenBLAS. It is worth mentioning that Lib- 996 Shalom is optimized for small and irregular-shaped 997 GEMMs with start-of-art expert hand-tuning methodolo- 998 gies. Our reconfigurable library FastConv-GEMM with 999 default settings is comparable to LibShalom and also out- 1000 performs other libraries. With auto-tuned FastConv, we fur- 1001 ther gain between 2% to 17% performance improvement for 1002 different layers and rank first on all layers (except layer 1003 5_1). Note that the matrices generated by the middle layers 1004 of VGG16 are more square-shaped, whereas the matrices of 1005 the terminal layers are mostly long rectangular or skinny 1006 tall. This explains why the first three layers and the last 1007 layer in VGG–16 benefit more from auto-tuning, in compari- 1008 son to middle layers. It can be concluded that our auto-tun- 1009 ing methodology on GEMM with the reconfigurable library 1010 can improve the performance of long rectangular and 1011 skinny tall matrices, and at the same time has no negative 1012 effects on square matrices. 1013



Fig. 11. Step-wise evaluation of FastConv's GEMM implementation for Im2col on Kunpeng 920. The x-axis is layer names from VGG–16 (Table 5). The left y-axis plots the performance in GFlop/s and the right y-axis plots FastConv's auto-tuning speedups over FastConv–GEMM. Note that the theoretical peak performance of a single core in Kunpeng 920 is 41.6 GFlop/s.

4.3 Discussion 1014

In this section, we briefly discuss some insights we observe 1015 from analyzing the experimental results. 1016

4.3.1 Effect of Architecture Features on Optimizations 1017

FastConv's offline tuner can generate auto-tuning logfiles 1018 of the best configurations during our evaluation experi-1019 ments. We highlight three optimization patterns from the 1020 1021 analysis of these log files using a single thread. First, the log files generated by the cache blocking step confirm ideal 1022 blocking with Algorithm 3, i.e. only compulsory cache 1023 misses, in L2/L3 cache (depending on which cache level 1024 the auto-tuning blocking is for). Second, inspecting the 1025 1026 auto-tuning logfiles of register blocking with Algorithm 4 revealed that for most kernel shapes the best decomposi-1027 tion of the input shape was used (w.r.t. to the reduction in 1028 register pressure) while avoiding the cost for data pad-1029 ding. For example, the kernel shape of (7×3) is used for 1030 the last layer of VGG-16 and thus successfully avoids the 1031 data padding operations; for other big square input tensor 1032 shapes the register kernel shape of (5×4) with highest 1033 arithmetic intensity is selected by our auto-tuner. Finally, 1034 the offline kernel transformation in Algorithm 3 reduced 1035 1036 the computational requirements for kernel transforma-1037 tions, in all cases, when using a single thread and enabled 1038 us to saturate the memory bus. The above cache-aware 1039 decomposition/blocking of input shapes, extended from Goto's work [16], optimally selects the register blocking for 1040 kernel shapes. The loop reordering method, inspired by TVM 1041 [40], [58], also provides an advantage over NNPACK [18] and 1042 Arm NN inference engine [28]. 1043

We also analyzed the multi-threaded auto-tuning logfiles 1044 generated by FastConv's offline tuner on Kunpeng 920, AWS 1045 Graviton2, and Apple M1. We highlight four optimization pat-1046 terns for multi-threaded auto-tuning. First, effective cache 1047 blocking is observed, similar to the case of a single core. Sec-1048 ond, the loop reordering step imitates the parallelism over the 1049 1050 inner-kernel [59] by scattering threads on register blocking loops instead of cache blocking loops and tends to keep the 1051 blocking size on the dimension of the input channel as large as 1052 1053 possible to saturate the instruction pipeline. This is consistent 1054 with our analysis in Section 3.2 on cache blocking optimizations. Third, the most frequently used kernels that are selected 1055 1056 by the auto-tuner have the shape of (4×5) or (4×4) , which provides the highest arithmetic intensity for both common 1057 and corner case kernels. Finally, offline kernel transform is dis-1058 abled for multi-thread cases to save memory bandwidth and 1059 avoid memory access conflicts; this is a different pattern from 1060 the results of a single thread. 1061

Lower and Mixed Precision 4.3.2 1062

Parts of the Arm processor families, such as Snapdragon 835 1063 and Kunpeng 920, we experiment with in this paper do not 1064 1065 belong to the ARMV8.2–A [60] architecture that supports FP16 and Int8. Arm CPUs adopting the ARMV8.2-A archi-1066 tecture started to appear in market in 2020. Considering 1067 there is still a large number of ARM devices not supporting 1068 ARMV8.2-A, this work is focused on FP32 to ensure their 1069 compatibility. When using FP16 and Int8 precisions we can 1070 reduce the required storage of DL models and also improve 1071

the inference performance. If we assume independence 1072 from the restrictions of NEON instructions, our work can 1073 use Int4/8 and FP16 in our TensorGEMM templates, where 1074 the number of issued passes p (as in Equation 7) of Tensor- 1075 GEMM can be reduced exponentially. This would be help- 1076 ful in further reducing, or even eliminating, the required 1077 interleaved packing data movement in the Winograd 1078 algorithm. 1079

5 CONCLUSION

We have presented a library named FastConv that is perfor- 1081 mance portable for Winograd convolution operations on 1082 many types of recent Arm CPUs. A combination of several 1083 technologies is used to deliver transparency and performance 1084 portability. We use C++ templates to generate multiple 1085 shapes of manually tuned multiplication kernels fully opti- 1086 mized for high arithmetic intensity. FastConv is designed to 1087 search for the best combination of register and cache blocking 1088 sizes, scheduling of loop iterations, packing strategies, access 1089 patterns, and online/offline computations. Auto-tuning is 1090 also applied to search the configurations for the best perfor- 1091 mance for the considered target devices and problem sizes. 1092 Our experimental layer-wise evaluation on VGG-16 confirms 1093 that after tuning our Winograd reconfigurable Library, 1094 speedups of 2.0x and 1.1x can be achieved on average over 1095 Arm Inference engine and NNPACK, respectively, when 1096 running VGG–16 layers on Kunpeng 920. Our performance 1097 portability evaluations on different models further show that 1098 an average speedup of 1.21x, 1.55x, 1.72x, and 2.08x is 1099 achieved on Snapdragon 835, 855, 888, and Apple M1, respec- 1100 tively. The entire porting process is fully automated and can 1101 thus save enormous engineering work for the deployment of 1102 DL models on millions of Arm SoC chips in mobile phones 1103 and IoT devices. 1104

ACKNOWLEGMENTS

We appreciate the long-term guidance from Prof. Tong Zhang 1106 at the Hong Kong University of Science and Technology, the 1107 General Manager Assistant Mr. YongSheng Liu, General Man- 1108 ager Assistant Mr. Wei Yang, and Prof. Junzhou Huang at the 1109 University of Texas at Arlington. We also want to thank the 1110 editors and reviewers for their professional comments which 1111 have greatly improved this manuscript. 1112

REFERENCES

- S. Kim, S. Oh, and Y. Yi, "Minimizing GPU kernel launch over- 1114 [1] head in deep learning inference on mobile GPUs," in Proc. 22nd 1115 Int. Workshop Mobile Comput. Syst. Appl., 2021, pp. 57-63. 1116
- S. Han, H. Mao, and W. J. Dally, "Deep compression: Compress-1117 ing deep neural networks with pruning, trained quantization and 1118 huffman coding," 2015, arXiv:1510.00149. 1119
- [3] Z. Zhong, L. Jin, and Z. Xie, "High performance offline handwrit-1120 ten chinese character recognition using googlenet and directional 1121 feature maps," in Proc. 13th Int. Conf. Document Anal. Recognit., 1122 2015, pp. 846-850. 1123
- C. Szegedy, S. Ioffe, V. Vanhoucke, and A. A. Alemi, "Inception-1124 [4] v4, inception-resnet and the impact of residual connections on 1125 learning," in Proc. 31st AAAI Conf. Artif. Intell., 2017. 11Q3
- [5] Z. Qin, Z. Zhang, X. Chen, C. Wang, and Y. Peng, "FD-mobilenet: 1127 Improved mobilenet with a fast downsampling strategy," in Proc. 1128 25th IEEE Int. Conf. Image Process., 2018, pp. 1363–1367. 1129

1105

1113

- IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- X. Xia, C. Xu, and B. Nan, "Inception-v3 for flower classification," 1130 [6] 1131 in Proc. 2nd Int. Conf. Image Vis. Comput., 2017, pp. 783-787.
- E. Georganas *et al.*, "Anatomy of high-performance deep learning convolutions on simd architectures," in *Proc. Int. Conf. High Per-*1132 [7] 1133 form. Comput. Netw. Storage Anal., 2018, pp. 830-841. 1134
- 1135 [8] S. Chetlur et al., "cuDNN: Efficient primitives for deep learning," 1136 2014, arXiv:1410.0759.
- A. Lavin and S. Gray, "Fast algorithms for convolutional neural 1137 [9] 1138 networks," in Proc. IEEE Conf. Comput. Vis. Pattern Recognit., 2016, 1139 pp. 4013-4021.
- 1140 [10] H. Lan et al., "FeatherCNN: Fast inference computation with tensorgemm on arm architectures," IEEE Trans. Parallel Distrib. Syst., 1141 vol. 31, no. 3, pp. 580–594, Mar. 2020. 1142
- [11] P. Maji, A. Mundy, G. Dasika, J. G. Beu, M. Mattina, and 1143 1144 R. D. Mullins, "Efficient winograd or cook-toom convolution kernel implementation on widely used mobile cpus," 2019, 1145 arXiv:1903.01521v1. 1146
- [12] L. Jia, Y. Liang, X. Li, L. Lu, and S. Yan, "Enabling efficient fast 1147 1148 convolution algorithms on gpus via megakernels," IEEE Trans. Comput., vol. 69, no. 7, pp. 986–997, Jul. 2020. 1149
- 1150 [13] R. Mulder, V. Radu, and C. Dubach, "Optimising the performance 1151 of convolutional neural networks across computing systems using Q92 transfer learning," 2020.
- Z. Jia, A. Zlateski, F. Durand, and K. Li, "Optimizing N-dimensional, 1153 [14] 1154 winograd-based convolution for manycore CPUs," in Proc. 23rd 1155 ACM SIGPLAN Symp. Princ. Pract. Parallel Program., 2018, pp. 109-123 1156
- 1157 [15] D. Yan, W. Wang, and X. Chu, "Optimizing batched winograd convolution on GPSs," in Proc. 25th ACM SIGPLAN Symp. Princ. 1158 1159 Pract. Parallel Program., 2020, pp. 32-44.
- K. Goto and R. A. Geijn, "Anatomy of high-performance matrix 1160 [16] multiplication," ACM Trans. Math. Softw., vol. 34, no. 3, 2008, 1161 1162 Art. no. 12.
- [17] ARM, "ARM compute library," [Online]. Available: https:// **Q6**3 1164 github.com/ARM-software/ComputeLibrary
- M. Dukhan, "The NNPACK library," [Online]. Available: https:// 1165 [18] github.com/Maratyszcza/NNPACK 1166
- 1167 [19] NVIDIA, "The NVIDIA CUDA deep neural network library (cuDNN)," [Online]. Available: https://developer.nvidia.com/ 1168 1169 cudnn
- 1170 [20] Intel, "Intel oneAPI deep neural network library (oneDNN)," 1171
- [Online]. Available: https://github.com/oneapi-src/oneDNN Wikipedia, "Cache hierarchy," 2019. [Online]. Available: https:// 1172 [21] en.wikipedia.org/wiki/Cache_hierarchy 1173
- 1174 [22] Wikipedia, "Arm big.little," 2021. [Online]. Available: https://en. 1175 wikipedia.org/wiki/ARM_big.LITTLE
- 1176 ARM, "Arm dynamiq redefines multi-core computing," 2021. [Online]. 1177 Available: https://www.arm.com/why-arm/technologies/dynamiq
- 1178 [24] J. Baer, Microprocessor Architecture: From Simple Pipelines to Chip 1179 Multiprocessors. Cambridge, U.K.: Cambridge Univ. Press, 2010. 1180 [Online]. Available: https://books.google.com.sg/books?id=Eg 1181 **MZEqnvLzsC**
 - [25] S. Williams, A. Waterman, and D. Patterson, "Roofline: An insightful visual performance model for multicore architectures," Commun. ACM, vol. 52, no. 4, pp. 65-76, 2009.
 - A. Ilic, F. Pratas, and L. Sousa, "Cache-aware roofline model: [26] Upgrading the loft," IEEE Comput. Archit. Lett., vol. 13, no. 1, pp. 21–24, Jan.-Jun. 2014. [27] W. Yang, J. Fang, D. Dong, X. Su, and Z. Wang, "LIBSHALOM:
 - Optimizing small and irregular-shaped matrix multiplications on ARMv8 multi-cores," in Proc. Int. Conf. High Perf. Comput. Netw. Storage Anal., 2021, pp. 1–14.
- A. Tools, "ARM NN Inference Engine," 2021, Accessed: Sep. 01, 2021. 1192 [28] [Online]. Available: https://github.com/ARM-software/armnn 1193
- ARM, "Arm neon technologies," 2021. [Online]. Available: https:// 1194 [29] 1195 www.arm.com/why-arm/technologies/neon
- N. Stephens, "ARMv8-a next-generation vector architecture for [30] 1196 HPC," in Proc. IEEE Hot Chips 28 Symp., 2016, pp. 1–31. 1197
- S. Flur et al., "Modelling the ARMv8 architecture, operationally: Concurrency and ISA," in Proc. 43rd Annu. ACM SIGPLAN-1198 [31] 1199 SIGACT Symp. Princ. Program. Languages, 2016, pp. 608-621. 1200
- [32] H. Ni, "Ncnn," [Online]. Available: https://github.com/Tencent/ 1201 1202 ncnn
- 1203 [33] P. S. Juan, A. Castelló, M. F. Dolz, P. Alonso-Jordá, and E. S. Quintana-Ortí, "High performance and portable convolu-1204 1205 tion operators for arm-based multicore processors," 2020, arXiv:2005.06410. 1206

- [34] A. Paszke et al., "PyTorch: An imperative style, high-performance 1207 deep learning library," in Proc. Adv. Neural Inf. Process. Syst., 2019, 1208 pp. 8026-8037 1209
- [35] A. Abdelfattah, A. Haidar, S. Tomov, and J. Dongarra, 1210 "Performance, design, and autotuning of batched GEMM for 1211 GPUs," in Proc. Int. Conf. High Perform. Comput., 2016, pp. 21-38. 1212
- C. Cecka, 2017. [Online]. Available: https://devblogs.nvidia. [36] 1213 com/cublas-strided-batched-matrix-multiply/ 1214
- A. Haidar, T. Dong, P. Luszczek, S. Tomov, and J. Dongarra, "Batched [37] 1215 matrix computations on hardware accelerators based on GPUs," Int. 1216 J. High Perform. Comput. Appl., vol. 29, no. 2, pp. 193–208, 2015. J. Dongarra, S. Hammarling, N. J. Higham, S. D. Relton, and M. Zou-1217
- [38] 1218 non, "Optimized batched linear algebra for modern architectures," 1219 in Proc. Eur. Conf. Parallel Process., 2017, pp. 511-522 1220
- [39] A. Heinecke, G. Henry, M. Hutchinson, and H. Pabst, "LIBXSMM: 1221 Accelerating small matrix multiplications by runtime code gener-1222 ation," in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., 1223 2016, pp. 981-991. 1224
- [40] T. Chen et al., "TVM: End-to-end optimization stack for deep 1225 learning," 2018, arXiv:1802.04799 1226
- Google, "JAX: Autograd and XLA," 2021. [Online]. Available: [41] 1227 https://github.com/google/jax 1228
- [42] X. Jiang et al., "Mnn: A universal and efficient inference engine," 1229 2020, arXiv:2002.12418. 1230
- [43] S. Joo et al., "A memory-aware performance optimization of tensor 1231 programs for embedded devices," in Proc. IEEE Int. Conf. Consum. 1232 Electronics-Asia, 2020, pp. 1-4.
- [44] W. Niu, X. Ma, Y. Wang, and B. Ren, "26ms inference time for resnet-1234 50: Towards real-time execution of all DNNs on smartphone," 2019, 1235 arXiv:1905.00571. 1236
- [45] X. Zhang, J. Xiao, and G. Tan, "I/O lower bounds for auto-tuning 1237 of convolutions in CNNs," in Proc. 26th ACM SIGPLAN Symp. 1238 Princ. Pract. Parallel Program., 2021, pp. 247-261. 1239
- [46] L. Zheng and T. Chen, "Optimizing deep learning workloads on 1240 arm GPU with TVM," in Proc. 1st Reproducible Qual.-Efficient Syst. 1241 Tournament Co-Designing Pareto-Efficient Deep Learn., 2018, Art. no. 1. 1242
- [47] J.-K. Lee, A. Lu, Y.-M. Chang, C.-L. Lee, P. Chen, and S.-C. Wang, 1243 "Supporting TVM on risc-V architectures," in Proc. TVM Deep 1244 Learn. Compiler Conf., 2018, pp. 1–4. 1245
- [48] J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand, and 1246 S. Amarasinghe, "Halide: A language and compiler for opti-1247 mizing parallelism, locality, and recomputation in image proc-1248 essing pipelines," ACM Sigplan Notices, vol. 48, no. 6, pp. 519-530, 1249 2013. 1250
- [49] Z. Xianyi, W. Qian, and Z. Chothia, "Openblas," 2012. [Online]. 1251 Available: http://xianyi. github. io/OpenBLAS 1252
- [50]Wikipedia, "Honor of Kings - Wikipedia, the free encyclopedia, 1253 2021, Aug. 31, 2021. [Online]. Available: http://en.wikipedia.org/ 1254 w/index.php?title=Honor%20of%20Kings&oldid=1040445127 1255
- [51] V. G. Reddy, "Neon technology introduction," ARM Corporation, 1256 vol. 4, no. 1, 2008 1257
- [52] X. Zhang, "OpenBLAS library," [Online]. Available: https:// 1258 github.com/xianyi/OpenBLAS 1259
- T. Gruber, J. Eitzinger, G. Hager, and G. Wellein, "likwid 5: Light-1260 [53] weight performance tools," in Proc. SC19 Conf., 2019. 1261
- [54] F. N. Iandola, M. W. Moskewicz, S. Karayev, R. B. Girshick, 1262 T. Darrell, and K. Keutzer, "DenseNet: Implementing efficient convnet descriptor pyramids," 2014, arXiv:1404.1869. 1263 1264
- [55] F. N. Iandola, S. Han, M. W. Moskewicz, K. Ashraf, W. J. Dally, and 1265 K. Keutzer, "Squeezenet: Alexnet-level accuracy with 50x fewer 1266 parameters and <0.5mb model size," 2016, arXiv:1602.07360. 1267
- [56] J. Gubbi, R. Buyya, S. Marusic, and M. Palaniswami, "Internet of 1268 things (IoT): A vision, architectural elements, and future directions," 1269 Future Gener. Comput. Syst., vol. 29, no. 7, pp. 1645-1660, 2013. 1270
- [57] M. A. Khan and K. Salah, "IoT security: Review, blockchain solu-1271 tions, and open challenges," Future Gener. Comput. Syst., vol. 82, 1272 pp. 395–411, 2018. 1273
- T. Chen et al., "Learning to optimize tensor programs," 2018, [58] 1274 arXiv:1805.08166. 1275
- T. M. Smith, R. Van De Geijn, M. Smelyanskiy, J. R. Hammond, and F. G. Van Zee, "Anatomy of high-performance many-[59] 1276 1277 threaded matrix multiplication," in Proc. IEEE 28th Int. Parallel 1278 Distrib. Process. Symp., 2014, pp. 1049–1059. 1279
- D. Brash, "Armv8-a architecture evolution," [Online]. Available: [60] 1280 https://community.arm.com/arm-community-blogs/b/ 1281 architectures-and-processors-blog/posts/armv8-a-architecture-1282 1206 evolution

1182

1183

1184

1185

1186

1187

1188

1189

1190





Jintao Meng received the BS and MS degrees in computer science from Central China Normal University, Wuhan, in 2005 and 2008, respectively, and the PhD degree in computer architecture from the Institute of Computing Technology, Chinese Academy of Sciences, Beijing, in 2016. He is currently an associate researcher with the Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences. His research interests include high-performance computing, bioinformatics, and graph computing.



1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325 1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

 $1341 \\ 1343 \\ 1342$

Chen Zhuang received the BS degree in Internet of Things engineering from the Guangdong University of Technology, Guangzhou, China, in 2019. He is currently working toward the MS degree in computer technology with the Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences. His research focuses on high-performance computing, with a focus on the acceleration of the parallel Al systems.



Peng Chen received the BE degree in navigation from Dalian Maritime University, China, in 2005, the ME degree in traffic information engineering and control from Shanghai Maritime University, China, in 2007, and the PhD degree from the Tokyo Institute of Technology, Japan, in 2020. He is currently a researcher with the National Institute of Advanced Industrial Science and Technology. He is also a visiting scientist with the RIKEN Center for Computational Science, Japan. His research interests include parallel computing, image processing, and machine learning.



Mohamed Wahib received the PhD degree in computer science from Hokkaido University, Japan, in 2012. He is currently a senior scientist with AIST/TokyoTech Open Innovation Laboratory, Tokyo, Japan. Prior to that, he was a researcher with the RIKEN Center for Computational Science. Prior to his graduate studies, he was a researcher with Texas Instruments (TI) R&D Labs, Dallas, TX, USA, for four years. His research interests include the central topic of performance-centric software development in the

context of HPC. He is actively working on several projects, including the high-level frameworks for programming traditional scientific applications, and also high-performance AI and data analytics.



Bertil Schmidt (Senior Member, IEEE) is currently a tenured full professor and the chair of parallel and distributed architectures with the University of Mainz, Germany. Prior to that, he was a faculty member with Nanyang Technological University, Singapore, and with the University of New South Wales. His research group has designed a variety of algorithms and tools for bioinformatics, mainly focusing on the analysis of large-scale sequence and short read datasets, and data mining. For his research work, he was the recipient of CUDA Research Center Award,

CUDA Academic Partnership Award. CUDA Professor Partnership Award. and Best Paper Award at IEEE ASAP 2009 and IEEE ASAP 2015.

1344 Xiao Wang received the PhD degree in electrical and computer engineering from Purdue University in 2017, under the supervision of professor 1345 Charles Bouman and Samuel Midkiff. He is currently a research staff with 1346 Oak Ridge National Laboratory. From 2017 to 2021, he was a postdoc 1347 research fellow with Harvard Medical School, working on medical imaging 1348 research. His research interests include applying machine learning, medi-1349 1350 cal physics, image processing and high performance computing to all kinds 1357 of imaging problems, such as computed tomographic (CT) reconstruction 1352 and positron emission tomography (PET) and electron ptychography.







Haidong Lan received the BS and PhD degrees in 1354

computer science from Shandong University, Jinan, 1355

rently an senior engineer with Tencent AI Platform 1357

Department. His research interests include high- 1358

performance computing, especially in the areas of 1359

China, in 2013 and 2018, respectively. He is cur-

bioinformatics and deep learning.



Minwen Deng received the BS degree in com- 1372 puter science from Sun Yat-sen University in 1373 2006 and the MS degree in computer science 1374 from the Institute of Computing Technology, Chi- 1375 nese Academy of Sciences in 2009. From 2009 1376 to 2010, he was an engineer with Alibaba Cloud. 1377 Since 2010, he has been a senior engineer and 1378 principal investigator with Tencent, leading the 1379 work on AI infrastructure construction. 1380

1381



Yanjie Wei received the BS degree in applied 1382 physics from Sichuan University in 2004 and the 1383 PhD degree in computational biophysics from 1384 Michigan Technological University in 2007. He is 1385 currently a researcher with the Shenzhen Insti- 1386 tutes of Advanced Technology, Chinese Acad- 1387 emy of Sciences. His research interests include 1388 computational biology and bioinformatics, focus- 1389 ing on protein folding and structure prediction, 1390 and gene sequence analysis. 1391



Shengzhong Feng received the bachelor's degree 1392 from the University of Science and Technology of 1393 China in 1991 and the PhD degree from the Beijing 1394 Institute of Technology in 1997. He is currently 1395 the director of National Supercomputing Center, 1396 Shenzhen. Before joining SIAT in 2009, he was an 1397 associate professor with the Institute of Computing 1398 Technology, Chinese Academy of Sciences and a 1399 visiting professor with the University of Toronto. He 1400 has authored or coauthored more than 60 research 1401 papers which are indexed by SCI/EI, and applied 1402

more than 20 patents in resent five years. His research interests include 1403 high-performance computing, cloud computing, and bioinformatics. He is a 1404 member of the general expert group on the National Key Research and 1405 Development Program of HPC, committee of the high-performance com- 1406 puting of China Computer Federation. He is the technology leader, is 1407 responsible for the establishment of the National Supercomputing Center, 1408 Shenzhen. He also participated in the development of Dawning series 1409 supercomputer and as the principle investigator of many national level proj- 1410 ects, such as 863 program, NSFC projects, knowledge innovation project 1411 of the Chinese Academy of Sciences. He was the recipient of many awards, 1412 such as the Hundred-Talent Program from Chinese Academy of Sciences, 1413 Outstanding Science and Technology Progress Award from Chinese Acad-1414 emy of Sciences, and second prize of the National Science and Technology 1415 Progress Award. 1416

▷ For more information on this or any other computing topic, 1417 please visit our Digital Library at www.computer.org/csdl. 1418



1356

1360

